# Crypto Library V2.7/V2.9 on SmartMX P5CD016/021/041/051 and P5Cx081 V1A/ V1A(s)

## Security Target Lite

**Rev. 1.7 — 27 May 2014**

BSI-DSZ-CC-0633-V2

## Document information

<table>
<thead>
<tr>
<th>Info</th>
<th>Content</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Keywords</strong></td>
<td>Security Target, Crypto Library, P5CD016/021/041/051 and P5Cx081 V1A/ V1A(s)</td>
</tr>
<tr>
<td><strong>Abstract</strong></td>
<td>Security Target for the Crypto Library V2.7/V2.9 on SmartMX P5CD016/021/041/051 and P5Cx081 V1A/ V1A(s) according to the Common Criteria for Information Technology Evaluation (CC) at Level EAL5 augmented. The Crypto Library is developed and provided by NXP Semiconductors, Business Unit Identification.</td>
</tr>
</tbody>
</table>
Contact information

For additional information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com
Glossary

CBC  Cipher Block Chaining (a block cipher mode of operation)
CBC-MAC  Cipher Block Chaining Message Authentication Code
CC  Common Criteria Version 3.1
CPU  Central Processing Unit
DEA  Data Encryption Algorithm.
DES  Data Encryption Standard.
DRNG  Deterministic Random Number Generator
EAL  Evaluation Assurance Level.
ECB  Electronic Code Book (a block cipher mode of operation)
ECC  Elliptic Curve Cryptography
IC  Integrated circuit.
IT  Information Technology.
MMU  Memory Management Unit
MX  Memory eXtension
n/a  not applicable
NDA  Non Disclosure Agreement.
PKC  Public Key Cryptography
PP  Protection Profile.
PSW(H)  Program Status Word (High byte)
SAR  Security Assurance Requirement.
SFR  as abbreviation of the CC term: Security Functional Requirement, as abbreviation of the technical term of the SmartMX-family: Special Function Register
SIM  Subscriber Identity Module.
ST  Security Target.
TOE  Target of Evaluation.
TRNG  True Random Number Generator
TSF  Part of the TOE that realises the security functionality
TSFI  TSF Interface, a means by which external entities (or subjects in the TOE but outside of the TSF) supply data to the TSF, receive data from the TSF and invoke services from the TSF.
UART  Universal Asynchronous Receiver and Transmitter.
1. ST Introduction

This chapter is divided into the following sections: “ST Identification”, “TOE overview”, “CC Conformance and Evaluation Assurance Level”, “TOE Description” and “Further Definitions and Explanations”.

1.1 ST Identification

This Security Target is for the Common Criteria evaluation of the “Crypto Library V2.7/V2.9 on SmartMX P5CD016/021/041/051 and P5Cx081 V1A/ V1A(s)” provided by NXP Semiconductors, Business Unit Identification.

For ease of reading during this Security Target the TOE is often called Crypto Library on SmartMX.

ST Identification: Crypto Library V2.7/V2.9 on SmartMX P5CD016/021/041/051 and P5Cx081 V1A/ V1A(s), Rev. 1.7 - 27 May 2014

The TOE is a composite TOE, consisting of:

- The hardware “NXP SmartMX P5CD016/021/041/051 and P5Cx081 V1A/ V1A(s) Secure Smart Card Controller”, which is used as evaluated platform, and all its Major Configurations (see [10] for details):
  - P5CD081V1A
  - P5CC081V1A
  - P5CN081V1A
  - P5CD051V1A
  - P5CD041V1A
  - P5CD021V1A
  - P5CD016V1A
  - P5CD081V1A(s)
  - P5CC081V1A(s)
  - P5CN081V1A(s)
  - P5CD051V1A(s)
  - P5CD041V1A(s)
  - P5CD021V1A(s)
  - P5CD016V1A(s)

- The “Crypto Library V2.7/V2.9 on SmartMX P5CD016/021/041/051 and P5Cx081 V1A/ V1A(s)”, which is built upon this platform.

This Security Target builds on the Hardware Security Target [10], which refers to the “NXP P5CD016/021/041/051 and P5Cx081 V1A/ V1A(s) Secure Smart Card Controller” provided by NXP Semiconductors, Business Unit Identification.

This Security Target covers two versions of the Crypto Library, version 2.7 and version 2.9. The difference between these versions is as follows. Version 2.9 provides an updated DES/3DES component. More details can be found in Sections 2 and 6 in the user guidance manual [14].

1.2 TOE overview

1.2.1 Introduction

The Hardware Security Target [10] contains, in section 1.3 “ST Overview”, an introduction about the SmartMX hardware TOE that is considered in the evaluation. The Hardware Security Target includes IC Dedicated Software stored in the ROM provided with the SmartMX hardware platform.

The Crypto Library on SmartMX is a cryptographic library, which provides a set of cryptographic functions that can be used by the Smartcard embedded Software. The cryptographic library consists of several binary packages that are intended to be linked to the Smartcard Embedded Software. The Smartcard Embedded Software developer links
the binary packages that he needs to his Smartcard Embedded Software and the whole is subsequently implemented in the User ROM.

The NXP SmartMX smart card processor provides the computing platform and cryptographic support by means of co-processors for the Crypto Library on SmartMX.

The TOE provides the security functionality listed below in addition to the functionality described in the Hardware Security Target [10] for the hardware platform:

**AES**
- The AES algorithm is intended to provide encryption and decryption functionality.
- The following modes of operation are supported for AES: ECB, CBC, CBC-MAC.

**DES/3DES**
- The Single-DES algorithm can be used as a building block, e.g. to implement a Retail-MAC. However, the Single-DES algorithm alone is not considered to be resistant against attacks with a high attack potential, therefore Single-DES alone must not be used for encryption. See also Note 7 in section 4.1.1.
- The Triple-DES (3DES) algorithm is intended to provide encryption and decryption functionality.
- The following modes of operation are supported for DES and Triple-DES: ECB, CBC, CBC-MAC.

**RSA**
- The RSA algorithm can be used for encryption and decryption as well as for signature generation and signature verification.
- The RSA key generation can be used to generate RSA key pairs.
- The RSA public key computation can be used to compute the public key that belongs to a given private key.

**ECC over GF(p)**
- The ECC over GF(p) algorithm can be used for signature generation and signature verification
- The ECC over GF(p) key generation algorithm can be used to generate ECC over GF(p) key pairs.
- The ECC Diffie-Hellman key exchange algorithm can be used to establish cryptographic keys. It can be also used as secure point multiplication.
- Provide secure point addition for Elliptic Curves over GF(p)

**SHA**
- The SHA-1, SHA-224 and SHA-256 algorithms can be used for different purposes such as computing hash values in the course of digital signature creation or key derivation.

**Resistance of cryptographic algorithms against side-channel attacks**

The cryptographic algorithms (except SHA) are resistant against Side Channel Attacks, including Simple Power Analysis (SPA), Differential Power Analysis (DPA), Differential Fault Analysis (DFA) and timing attacks. More detail may be found in Table 7.

**Random number generation**
- The TOE provides access to random numbers generated by a software (pseudo) random number generator and functions to perform the required test of the hardware (true) random number generator.

**Other security functionality**
- The TOE includes internal security measures for residual information protection.

Furthermore, the TOE provides a secure copy routine which is not part of the evaluation.

Note that the TOE does not restrict access to the functions provided by the hardware: these functions are still directly accessible to the Smartcard embedded Software.

### 1.2.2 Life-Cycle

The life cycle of the hardware platform as part of the TOE is described in section 1.4.4 “TOE Intended Usage” of the Hardware Security Target [10]. The delivery process or the hardware platform is independent from the Crypto Library on SmartMX.

The Crypto Library is delivered in Phase 1 (for a definition of the Phases refer to section ‘1.2.3 TOE life cycle’ of the Protection Profile for a definition of the Phases refer to section ‘1.2.3 TOE life cycle’ of the Protection Profile [9]) as a software package (a set of binary files) to the developers of Smartcard Embedded Software. The Smartcard Embedded Software may comprise in this case an operating system and/or other smart card software (applications). The Software developer can incorporate the Crypto Library into their product.

The subsequent use of the Crypto Library by Smartcard Embedded Software Developers is out of the control of the developer NXP Semiconductors, Business Unit Identification; the integration of the Crypto Library into Smartcard Embedded Software is not part of this evaluation.

#### Security during Development and Production

The development process of the Crypto Library is part of the evaluation. The access to the implementation documentation, test bench and the source code is restricted to the development team of the Crypto Library on SmartMX. The security measures installed within NXP, including a secure delivery process, ensure the integrity and quality of the delivered Crypto Library binary files.

### 1.2.3 Specific Issues of Smartcard Hardware and the Common Criteria

Regarding the Application Note 2 of the Protection Profile [9] the TOE provides additional functionality which is not covered in the Protection Profile and the Hardware Security Target [10]. This additional functionality is added using the policy “P.Add-Func” (see section 2.4 of this Security Target).

### 1.3 CC Conformance and Evaluation Assurance Level

The evaluation is based upon:


For the evaluation the following methodology will be used:


The chosen level of assurance is **EAL 5 augmented**.

The augmentations chosen are:

• ALC_DVS.2 and
• AVA_VAN.5.

This Security Target claims the following CC conformance:

• CC 3.1 Part 2 extended, Part 3 conformant, EAL 5 augmented

• Conformance to the Protection Profile "**Bundesamt für Sicherheit in der Informationstechnik (BSI): Security IC Platform Protection Profile, Version 1.0, 15.06.2007; Registered and Certified by Bundesamt für Sicherheit in der Informationstechnik (BSI) under the reference BSI-PP-0035**, [9]

The assurance level for evaluation and the functionality of the TOE are chosen in order to allow the confirmation that the TOE is suitable for use within devices compliant with the German Digital Signature Law.

**Note 1.** The hardware platform is evaluated according to the assurance level EAL 5 augmented. The evaluation of the hardware platform is appropriate for the composite evaluation since both the EAL level and the augmentations claimed in this Security Target are identical to those claimed for the hardware platform (refer to the Hardware Security Target [10]).

### 1.4 TOE Description

The Target of Evaluation (TOE) consists of a hardware part and a software part:

• The hardware part consists of the NXP P5CD016/021/041/051 and P5Cx081 V1A/V1A(s) Secure Smart Card Controller with IC Dedicated Software stored in the Test-ROM that is not accessible in the System Mode or the User Mode after Phase 3. The hardware part of the TOE includes dedicated guidance documentation.

• The software part consists of the IC Dedicated Support Software "Crypto Library V2.7/V2.9 on SmartMX P5CD016/021/041/051 and P5Cx081 V1A/ V1A(s)" which consists of a software library and associated documentation. The Crypto Library on SmartMX is an additional part that provides cryptographic functions that can be operated on the hardware platform as described in this Security Target.

Fig 1 describes the scope of this Security Target. The TOE is described in three layers:
1. The Protection Profile [9] describes general requirements for smart card controllers and their support software. It is a common basis for smart card platform evaluations and defines the minimum requirements for the TOE hardware and its associated functionality.

2. The Hardware Security Target [10] defines the functionality of the platform provided by the SmartMX Smart Card Controller.

3. The Crypto Library on SmartMX provides additional functionality to the developer of Smartcard Embedded Software. It is a supplement of the basic cryptographic features provided by the hardware platform. The Crypto Library on SmartMX implements cryptographic algorithms with countermeasures against the attacks described in this Security Target using the co-processors of the SmartMX to provide a software programming interface for the developer of the Smartcard Embedded Software.

The hardware part of the TOE is not described in detail in this document. Details are included in the Hardware Security Target [10] and therefore this latter document will be cited wherever appropriate. However the assets, assumptions, threats, objectives and security functional requirements are tracked in this Security Target.

This Security Target covers two versions of the Crypto Library, version 2.7 and version 2.9. The difference between these versions is as follows. Version 2.9 provides an updated DES/3DES component. More details can be found in Sections 2 and 6 in the user guidance manual [14]. The TOE components consist of all the TOE components listed in Table 1 of the Hardware Security Target [10] plus all TOE components listed in the table below:

<table>
<thead>
<tr>
<th>Type</th>
<th>Name</th>
<th>Release</th>
<th>Date</th>
<th>Form of Delivery</th>
</tr>
</thead>
<tbody>
<tr>
<td>Software</td>
<td>Crypto Library</td>
<td>2.7</td>
<td>26 March 2010</td>
<td>Electronic file</td>
</tr>
<tr>
<td>Software</td>
<td>Crypto Library</td>
<td>2.9</td>
<td>29 January 2013</td>
<td>Electronic file</td>
</tr>
<tr>
<td>Documents</td>
<td>Guidance Documents [14]-[22]</td>
<td>See reference list</td>
<td>See reference list</td>
<td>Electronic Document</td>
</tr>
</tbody>
</table>

1.4.1 Hardware Description

The NXP SmartMX hardware is described in section 1.4.2.1 “Hardware Description” of the Hardware Security Target [10]. The IC Dedicated Test Software and IC Dedicated
Support Software stored in the Test-ROM and delivered with the hardware platform is described in section 1.4.2.2 “Software Description” of the Hardware Security Target [10].

1.4.2 Software Description

A Smartcard embedded Software developer may create Smartcard embedded Software to execute on the NXP SmartMX hardware. This software is stored in the User ROM of the NXP SmartMX hardware and is not part of the TOE, with one exception: the Smartcard embedded Software may contain the Crypto Library on SmartMX (or parts thereof)1) and this Crypto Library (or parts thereof) is part of the TOE.

The TOE provides AES², DES, Triple-DES (3DES), RSA, RSA key generation, RSA public key computation, ECC over GF(p) signature generation and verification, ECC over GF(p) key generation, ECC Diffie-Helmann key-exchange, SHA-1, SHA-224 and SHA-256 algorithms.

Many of these algorithms are resistant against side-channel attacks: more information may be found in Table 7.

The TOE supports various key sizes for RSA up to a limit of 5024 bits and for ECC over GF(p) up to a limit of 544 bits.

In addition, the Crypto Library implements a software (pseudo) random number generator which is initialized (seeded) by the hardware random number generator of the SmartMX.

Finally, the TOE provides a secure copy routine and includes internal security measures for residual information protection.

1.4.3 Documentation

The documentation for the NXP SmartMX hardware is listed in section 1.4.2.3 “Documentation” of the Hardware Security Target [10].

The Crypto Library has associated user guidance documentation (see Table 1). This contains:

• the specification of the functions provided by the Crypto Library,
• details of the parameters and options required to call the Crypto Library by the Smartcard Embedded Software and
• user guidelines on the secure usage of the Crypto Library, including the requirements on the environment (the Smartcard Embedded Software calling the Crypto Library is considered to be part of the environment).

1.4.4 Interface of the TOE

The interface to the NXP SmartMX hardware is described in section 1.4.5 “Interface of the TOE” of the Hardware Security Target [10]. The use of this interface is not restricted by the use of the Crypto Library on SmartMX.

The interface to the TOE additionally consists of software function calls, as detailed in the “User Guide and Reference” document of the Crypto Library on SmartMX. The developer of the Smartcard Embedded Software will link the required functionality of the Crypto

---

1. These crypto functions are supplied as a library rather than as a monolithic program, and hence a user of the library may include only those functions that are actually required – it is not necessary to include all cryptographic functions of the library in every Smartcard Embedded Software. For example, it is possible to omit the RSA or the SHA-1 components. However, some dependencies exist; details are described in the User Guidance [14].

2. AES, DES and Triple-Des can be used in ECB, CBC or CBC-MAC mode.
Library on SmartMX into the Smartcard Embedded Software as required for his Application.

### 1.4.5 Life Cycle and Delivery of the TOE

The life cycle and delivery for the NXP SmartMX hardware is described in section 1.4.4 “TOE Intended Usage” of the Hardware Security Target [10]. The crypto library is encrypted and signed for delivery. The actual delivery of the signed, encrypted file may be by e-mail or on physical media such as compact disks.

The Crypto Library is delivered as part of Phase 1 (for a definition of the Phases refer to section ‘1.2.3 TOE life cycle’ of the Protection Profile [9]) to the Smartcard Embedded Software developer. The Smartcard Embedded Software developer then integrates the Crypto Library in the Smartcard Embedded Software.

Delivery of the Crypto Library to the Smartcard Embedded Software developer may be by e-mail or by delivering physical media such as compact disks by mail or courier. To protect the Crypto Library during the delivery process, the Crypto Library is encrypted and digitally signed.

### 1.4.6 TOE Intended Usage

Regarding to phase 7 (for a definition of the Phases refer to section ‘1.2.3 TOE life cycle’ of the Protection Profile [9]), the combination of the smartcard hardware and the Smartcard Embedded Software is used by the end-user. The method of use of the product in this phase depends on the application. The TOE is intended to be used in an unsecured environment, that is, the TOE does not rely on the Phase 7 environment to counter any threat.

For details on the usage of the hardware platform refer to section 1.4.4 “TOE Intended Usage” in the Hardware Security Target [10].

The Crypto Library on SmartMX is intended to support the development of the Smartcard Embedded Software since the cryptographic functions provided by the Crypto Library on SmartMX include countermeasures against the threats described in this Security Target. The used modules of the Crypto Library on SmartMX are linked to the other parts of the Smartcard Embedded Software and they are implemented as part of the Smartcard Embedded Software in the User ROM of the hardware platform.

### 1.4.7 TOE User Environment

The user environment for the crypto library is the Smartcard Embedded Software, developed by customers of NXP, to run on the NXP SmartMX hardware.

### 1.4.8 General IT features of the TOE

The general features of the NXP SmartMX hardware are described in section 1.3 “TOE overview” of the Hardware Security Target [10]. These are supplemented for the TOE by the functions listed in section 1.2.1 of this Security Target.

### 1.5 Further Definitions and Explanations

Since the Security Target claims conformance to the Protection Profile [9], the concepts are used in the same sense. For the definition of terms refer to the Protection Profile [9]. This chapter does not need any supplement in the Security Target.
2. Security Problem Definition

This Security Target claims conformance to the Protection Profile [9]. The Assets, Assumptions, Threats and Organizational Security Policies of the Protection Profile are assumed here, together with extensions defined in chapter 3 “Security Problem Definition” of the Hardware Security Target [10]. In the following sub-sections, only extensions to the different sections are listed. The titles of the chapters that are not extended are cited here for completeness.

2.1 Description of Assets

Since this Security Target claims conformance to the Protection Profile [9], the assets defined in section 3.1 of the Protection Profile apply to this Security Target.

User Data and TSF data are mentioned as assets in [10]. Since the data computed by the crypto library contains keys, plain text and cipher text that are considered as User Data and e.g. blinding vectors that are considered as TSF data the assets are considered as complete for this Security Target.

2.2 Assumptions

Since this Security Target claims conformance to the Protection Profile [9], the assumptions defined in section 3.2 of the Protection Profile, described in section 3.4 “Assumptions” of the Hardware Security Target [10], and shown in Table 2, are valid for this Security Target.

Table 2. Assumptions defined in the PP [9] and the Hardware Security Target [10]

<table>
<thead>
<tr>
<th>Name</th>
<th>Title</th>
<th>Defined in</th>
</tr>
</thead>
<tbody>
<tr>
<td>A.Process-Sec-IC</td>
<td>Protection during Packaging, Finishing and Personalization</td>
<td>PP [9]</td>
</tr>
<tr>
<td>A.Plat-Appl</td>
<td>Usage of Hardware Platform</td>
<td>PP [9]</td>
</tr>
<tr>
<td>A.Resp-Appl</td>
<td>Treatment of User Data</td>
<td>PP [9]</td>
</tr>
<tr>
<td>A.Check-Init</td>
<td>Check of initialisation data by the Smartcard Embedded Software</td>
<td>HW-ST [10]</td>
</tr>
<tr>
<td>A.Key-Function</td>
<td>Usage of Key-dependent Functions</td>
<td>HW-ST [10]</td>
</tr>
</tbody>
</table>

This Security Target defines one additional assumption:

A.RSA-Key-Gen Operational Environment for RSA Key Generation function

The RSA Key Generation provides two different modes. The insecure mode is not secured against side-channel attacks. Therefore the execution speed is faster than in the secure mode. When this version is executed the environment has to avoid side-channel attacks.

2.3 Threats

Since this Security Target claims conformance to the Protection Profile [9], the threats defined in section 3.2 of the Protection Profile, described in section 3.2 “Threats” of the Hardware Security Target [10], and shown in Table 3, are valid for this Security Target.
Table 3. Threats defined in the Protection Profile

<table>
<thead>
<tr>
<th>Name</th>
<th>Title</th>
<th>Defined in</th>
</tr>
</thead>
<tbody>
<tr>
<td>T.Leak-Inherent</td>
<td>Inherent Information Leakage</td>
<td>PP [9]</td>
</tr>
<tr>
<td>T.Phys-Probing</td>
<td>Physical Probing</td>
<td>PP [9]</td>
</tr>
<tr>
<td>T.Malfunction</td>
<td>Malfunction due to Environmental Stress</td>
<td>PP [9]</td>
</tr>
<tr>
<td>T.Phys-Manipulation</td>
<td>Physical Manipulation</td>
<td>PP [9]</td>
</tr>
<tr>
<td>T.Leak-Forced</td>
<td>Forced Information Leakage</td>
<td>PP [9]</td>
</tr>
<tr>
<td>T.Abuse-Func</td>
<td>Abuse of Functionality</td>
<td>PP [9]</td>
</tr>
<tr>
<td>T.RND</td>
<td>Deficiency of Random Numbers</td>
<td>PP [9]</td>
</tr>
</tbody>
</table>

**Note 2.** Within the Hardware Security Target [10], the threat T.RND has been used in a context where the hardware (true) random number generator is threatened. The TOE consists of both hardware (NXP SmartMX) and software (Crypto Library on SmartMX). The Crypto Library provides random numbers generated by a software (pseudo) random number generator. Therefore the threat T.RND explicitly includes both deficiencies of hardware random numbers as well as deficiency of software random numbers.

### 2.4 Organisational Security Policies

Since this Security Target claims conformance to the Protection Profile [9], the Policy P.Process-TOE “Protection during TOE Development and Production” of the Protection Profile is applied here also.

The hardware security target defines the following additional security policies:

**P.Add-Components:** Additional Specific Security Components

The SmartMX processor part of the TOE provides the following additional security functionality to the Smartcard Embedded Software:

- Triple-DES encryption and decryption
- AES encryption and decryption
- Area based Memory Access Control
- Memory separation for different software parts (including IC Dedicated Software and Security IC Embedded Software)
- Special Function Register Access Control

The Crypto Library part of the TOE uses the Triple-DES co-processor hardware to provide DES security functionality, as listed below in P.Add-Func: Additional Specific Security Functionality.

The Crypto Library makes no use of either the Area based Memory Access Control or the Special Function Register Access Control. These features are for the use and control of the Smartcard Embedded Software that includes the Crypto Library.

In addition to the security functionality provided by the hardware mentioned above and defined in the Security Target of the SmartMX, the following additional security functionality is provided by the Crypto Library for use by the Smart Card Embedded Software:
P.Add-Func: Additional Specific Security Functionality

The TOE provides the following additional security functionality to the Smartcard Embedded Software:

- AES encryption and decryption
- Triple-DES encryption and decryption,
- RSA encryption, decryption, signature generation and verification,
- RSA public key computation
- RSA key generation,
- ECC over GF(p) signature generation and encryption,
- ECC over GF(p) key generation,
- ECC Diffie-Hellman key exchange
- ECC Secure Point Addition
- SHA-1, SHA-224 and SHA-256 Hash Algorithms,
- access to the RNG (implementation of a software RNG and tests for the hardware RNG),

In addition, the TOE shall

- provide protection of residual information, and
- provide resistance against side channel attacks as described in Table 7

Regarding the Application Note 12 of the Protection Profile [9] there are no other additional policies defined in this Security Target.

3. See also Note 7 in section 4.1.1.
3. Security Objectives

This chapter contains the following sections: “Security Objectives for the TOE” and “Security Objectives for the Operational environment”.

3.1 Security Objectives for the TOE

The following table lists the security objectives of the Protection Profile [9] and the Hardware Security Target [10].

<table>
<thead>
<tr>
<th>Name</th>
<th>Title</th>
<th>Defined in</th>
</tr>
</thead>
<tbody>
<tr>
<td>O.Leak-Inherent</td>
<td>Protection against Inherent Information Leakage</td>
<td>PP [9]</td>
</tr>
<tr>
<td>O.Phys-Probing</td>
<td>Protection against Physical Probing</td>
<td>PP [9]</td>
</tr>
<tr>
<td>O.Malfunction</td>
<td>Protection against Malfunctions</td>
<td>PP [9]</td>
</tr>
<tr>
<td>O.Phys-Manipulation</td>
<td>Protection against Physical Manipulation</td>
<td>PP [9]</td>
</tr>
<tr>
<td>O.Leak-Forced</td>
<td>Protection against Forced Information Leakage</td>
<td>PP [9]</td>
</tr>
<tr>
<td>O.Abuse-Func</td>
<td>Protection against Abuse of Functionality</td>
<td>PP [9]</td>
</tr>
<tr>
<td>O.Identification</td>
<td>TOE Identification</td>
<td>PP [9]</td>
</tr>
<tr>
<td>O.RND</td>
<td>Random Numbers</td>
<td>PP [9]</td>
</tr>
<tr>
<td>O.HW_DES3</td>
<td>Triple DES Functionality</td>
<td>HW-ST [10]</td>
</tr>
<tr>
<td>O.HW_AES</td>
<td>AES Functionality</td>
<td>HW-ST [10]</td>
</tr>
<tr>
<td>O.MF_FW</td>
<td>MIFARE Firewall</td>
<td>HW-ST [10]</td>
</tr>
<tr>
<td>O.MEM_ACCESS</td>
<td>Area based Memory Access Control</td>
<td>HW-ST [10]</td>
</tr>
<tr>
<td>O.SFR_ACCESS</td>
<td>Special Function Register Access Control</td>
<td>HW-ST [10]</td>
</tr>
</tbody>
</table>

Note 3. Within the Hardware Security Target [10], the objective O.RND has been used in context with the hardware (true) random number generator (RNG). In addition to this, the TOE (Crypto Library on SmartMX) also provides a software (pseudo) RNG and implements test routines for the hardware RNG. Therefore the objective O.RND is extended to comprise also the quality of random numbers generated by the software (pseudo) RNG. See also Note 2 in section 2.3, which extends T.RND in a similar way.

The following additional security objectives are defined by this ST, and are provided by the software part of the TOE:

O.AES

The TOE includes functionality to provide encryption and decryption facilities of the AES algorithm, resistant to attack as listed in Table 7.

O.DES3

The TOE includes functionality to provide encryption and decryption facilities of the Triple-DES algorithm, resistant to attack as listed in. (see also Note 7 in section 4.1.1).
O.RSA The TOE includes functionality to provide encryption, decryption, signature creation and signature verification using the RSA algorithm, resistant to attack as listed in Table 7.

O.RSA_PubKey The TOE includes functionality to compute an RSA public key from an RSA private key, resistant to attack as listed in Table 7.

O.RSA_KEYGEN The TOE includes functionality to generate RSA key pairs, resistant to attack as listed in Table 7.

O.ECC The TOE includes functionality to provide signature creation and signature verification as well as secure point addition using the ECC over GF(p) algorithm, resistant to attack as listed in Table 7.

O.ECC_DHKE The TOE includes functionality to provide Diffie-Hellman key exchange based on ECC over GF(p), resistant to attack as listed in Table 7.

O.ECC_KEYGEN The TOE includes functionality to generate ECC over GF(p) key pairs, resistant to attack as listed in Table 7.

O.SHA The TOE includes functionality to provide electronic hashing facilities using the SHA-1, SHA-224 and SHA-256 algorithms.

O.REUSE The TOE includes measures to ensure that the memory resources being used by the TOE cannot be disclosed to subsequent users of the same memory resource.

### 3.2 Security Objectives for the Operational environment

The security objectives for the operational environment, listed in the following Table 5, are taken from the PP [9]. Additional refinements in the Hardware Security Target [10] are also valid in the ST for the Crypto Library (the “IC Dedicated Support Software”).

<table>
<thead>
<tr>
<th>Name</th>
<th>Title</th>
<th>Applies to phase</th>
</tr>
</thead>
<tbody>
<tr>
<td>OE.Plat-Appl</td>
<td>Usage of Hardware Platform</td>
<td>Phase 1</td>
</tr>
<tr>
<td>OE.Resp-Appl</td>
<td>Treatment of User Data</td>
<td>Phase 1</td>
</tr>
<tr>
<td>OE.Process-Sec-IC</td>
<td>Protection during Packaging,</td>
<td>Phase 4 through delivery to phase 7</td>
</tr>
<tr>
<td></td>
<td>Finishing and Personalization</td>
<td></td>
</tr>
</tbody>
</table>

The crypto library TOE assumes that the Smartcard Embedded Software abides by the provisions detailed in “Clarification of “Usage of Hardware Platform (OE.Plat-Appl)” and “Clarification of Treatment of User Data (OE.Resp-Appl)” contained within section 4.2 “Security Objectives for the Operational environment” of the Hardware Security Target [10].

The Hardware Security Target [10] defines, in section 4.3 “Security Objectives for the Operational environment”, the following additional security objective for the Smart Card Embedded Software:

OE.Check-Init Check of initialization data by the Smart Card Embedded Software.
This Security Target defines additional security objectives for the operational environment:

OE.RSA-Key-Gen In case that resistance of the fast, but insecure mode of the RSA Key Generation against side channel attacks is needed, the operational environment shall ensure that side-channel attacks can not be performed.
4. Security Requirements

4.1 Security Functional Requirements

To support a better understanding of the combination Protection Profile and Security Target of the hardware platform vs. this Security Target (Crypto Library on SmartMX), the TOE SFRs are presented in the following two different sections.

4.1.1 SFRs of the Protection Profile and the Security Target of the platform

The Security Functional Requirements (SFRs) for this TOE (Crypto Library on SmartMX) are specified based on the Smart Card IC Platform Protection Profile [9], and are defined in the Common Criteria or in the Protection Profile, as is shown by the third column of the following table:

<table>
<thead>
<tr>
<th>Name</th>
<th>Title</th>
<th>Defined in</th>
</tr>
</thead>
<tbody>
<tr>
<td>FAU_SAS.1</td>
<td>Audit storage</td>
<td>PP Section 5.3 [9] (provided by chip HW)</td>
</tr>
<tr>
<td>FCS_RNG.1</td>
<td>Generation of random numbers</td>
<td>PP [9] Section 5.1</td>
</tr>
<tr>
<td>FDP_IFC.1</td>
<td>Subset information flow control</td>
<td>CC Part 2 [2] (provided partly by chip HW and partly by crypto library SW, see the following Note 4)</td>
</tr>
<tr>
<td>FDP_ITT.1</td>
<td>Basic internal transfer protection</td>
<td>CC Part 2 [2] (provided partly by chip HW and partly by crypto library SW, see the following Note 4)</td>
</tr>
<tr>
<td>FMT_LIM.1</td>
<td>Limited capabilities</td>
<td>PP Section 5.2 [9] (provided by chip HW)</td>
</tr>
<tr>
<td>FMT_LIM.2</td>
<td>Limited availability</td>
<td>PP Section 5.2 [9] (provided by chip HW)</td>
</tr>
<tr>
<td>FPT_FLS.1</td>
<td>Failure with preservation of secure state</td>
<td>CC Part 2 [2] (provided by chip HW)</td>
</tr>
<tr>
<td>FPT_ITT.1</td>
<td>Basic internal TSF data transfer protection</td>
<td>CC Part 2 [2] (provided partly by chip HW and partly by crypto library SW, see the following Note 4)</td>
</tr>
<tr>
<td>FPT_PHP.3</td>
<td>Resistance to physical attack</td>
<td>CC Part 2 [2] (provided by chip HW)</td>
</tr>
<tr>
<td>FRU_FLT.2</td>
<td>Limited fault tolerance</td>
<td>CC Part 2 [2] (provided by chip HW)</td>
</tr>
</tbody>
</table>

These requirements have already been stated in the hardware ST [10] and are fulfilled by the chip hardware, if not indicated otherwise in Table 6. See also the following Note 4.

**Note 4.** Refinement: The functional requirements FDP_ITT.1, FPT_ITT.1 and FDP_IFC.1 are refined for this composite evaluation to also include resistance
against leakage (SPA, DPA, Timing attacks)⁴ of secret information during the application of: AES, DES, 3DES, RSA, RSA key generation, RSA public key computation, ECC over GF(p), ECC Point Addition, ECC Diffie-Hellman Key Exchange and ECC over GF(p) key generation. Compared to the Hardware Security Target [10], the text of these requirements remains unchanged, but these requirements now apply to a more comprehensive TOE (including hardware and software). See also the following Note 6 for a discussion of DFA resistance.

Note 5. Refinement: FPT_FLS.1 is refined as compared to its first definition in the PP [9] and its instantiation in the hardware ST [10] to include not only the hardware sensors but also “software sensors” that detect DFA attacks on AES, DES, 3DES, RSA and ECC over GF(p) computations. Therefore the requirement is repeated here together with the extended refinement. FPT_FLS.1 now includes also DFA protection for AES, DES, 3DES, RSA and ECC over GF(p). Note, that FRU_FLT.2, which is not modified, works closely together with FPT_FLS.1.

The TOE shall meet the requirements “Random number generation” and “Failure with preservation of secure state (FPT_FLS.1)” as specified below.

**FCS_RNG.1**[DET] Random number generation

The hardware part of the TOE (NXP SmartMX) provides a physical random number generator (RNG) that fulfils FCS_RNG.1 as already mentioned above in Table 6. The additional software part of the TOE (Crypto Library) implements a software (pseudo) RNG that fulfils FCS_RNG.1[DET] (see below). This software RNG obtains its seed from the hardware RNG, after the TOE (Crypto Library) has performed a self test of the hardware RNG.

Hierarchical to: No other components.

**FCS_RNG.1.1**[DET] The TSF shall provide a *deterministic*⁵ random number generator that implements a *chi-squared test on the seed generator*.

**FCS_RNG.1.2**[DET] The TSF shall provide random numbers that meet class K.4 of AIS20 [5].

Application Notes: The Crypto Library on SmartMX provides the smartcard embedded software with separate library calls to initialise the random number generator (which includes the chi-squared test) and to generate random data. It is the responsibility of the user to initialise the random number generator before generating random data

Dependencies: No dependencies.

Note: Only if the chi-squared test succeeds the hardware RNG seeds the software RNG implemented as part of the Crypto Library on SmartMX (as part of security functionality F.RNG_Access).

Note: The Crypto Library does not prevent the operating system from accessing the hardware RNG. If the hardware RNG is

⁴. see also Table 7 Algorithm Resistance Overview

⁵. Implemented through a recursive call of 2-key triple-DES
used by the operating system directly, it has to be decided based on the Smartcard Embedded Software’s security needs, what kind of test has to be performed and what requirements will have to be applied for this test. In this case the developer of the Smartcard Embedded Software must ensure that the conditions prescribed in the Guidance, Delivery and Operation Manual for the NXP SmartMX Secure Smart Card Controller are met.

**FPT_FLS.1 Failure with preservation of secure state**

Hierarchical to: No other components.

**FPT_FLS.1.1** The TSF shall preserve a secure state when the following types of failures occur: (i) exposure to operating conditions which may not be tolerated according to the requirement Limited fault tolerance (FRU_FLT.2) and where therefore a malfunction could occur and (ii) DFA attacks on AES, DES, 3DES, RSA and ECC over GF(p).

Dependencies: No dependencies

Refinement: The term “failure” above also covers “circumstances”. The TOE prevents failures for the “circumstances” defined above.

**Note 6.** This refinement should be understood with the following implementation details in mind: The TOE contains both hardware sensors (implemented in the chip card hardware) and software sensors (implemented in the Crypto Library software). The software sensors detect DFA attacks in AES, DES, 3DES, RSA and ECC over GF(p) computations and this detection leads to a secure state (no computation results are output and an exception is thrown) in case such an attack occurs. The Smartcard Embedded Software is expected to handle this exception and further ensure a secure state.

The properties of the cryptographic algorithms in respect to their resistance against Side Channel Analysis (FDP_ITT.1, FPT_ITT.1, FDP_IFC.1, FPT_FLS.1) can be summarized as follows:

**Table 7. Algorithm Resistance Overview**

<table>
<thead>
<tr>
<th>Algorithm</th>
<th>Resistant against</th>
</tr>
</thead>
<tbody>
<tr>
<td>AES(^7)</td>
<td>Timing</td>
</tr>
<tr>
<td>DES(^7)</td>
<td>Timing</td>
</tr>
<tr>
<td>3DES</td>
<td>Timing</td>
</tr>
<tr>
<td>RSA encryption, decryption, signature generation and verification</td>
<td>Timing</td>
</tr>
<tr>
<td>RSA Public Key Computation</td>
<td>Timing</td>
</tr>
<tr>
<td>RSA Key Generation</td>
<td>Timing</td>
</tr>
<tr>
<td>ECC over GF(p)</td>
<td>Timing</td>
</tr>
</tbody>
</table>

---

6. SPA = Simple Power Analysis, DPA = Differential Power Analysis, DFA = Differential Fault Analysis
7. See also Note 7
### Algorithm Resistance Overview

<table>
<thead>
<tr>
<th>Algorithm</th>
<th>Resistant against</th>
</tr>
</thead>
<tbody>
<tr>
<td>ECC Diffie-Hellman Key Exchange</td>
<td>Timing, SPA, DPA</td>
</tr>
<tr>
<td>ECC over GF(p) Key Generation&lt;sup&gt;8&lt;/sup&gt;</td>
<td>Timing, SPA</td>
</tr>
<tr>
<td>SHA-1, SHA-224 and SHA-256</td>
<td>-</td>
</tr>
</tbody>
</table>

The abbreviation “n/a” in Table 7 Algorithm Resistance Overview means “not applicable”, i.e. the TOE does not provide countermeasures here. This does not mean that the algorithm is insecure; rather at the time of writing this Security Target no promising attacks were known.

**Note 7.** The countermeasures that protect 3DES against side channel attacks also protect the Single-DES algorithm against these kinds of attacks. Therefore side channel resistance is also claimed for Single-DES. However, it must be noted that Single-DES is no longer considered to be resistant against attackers with a high attack potential, therefore Single-DES must not be used as an encryption algorithm without any additional protection. For the evaluated TOE, Single-DES does not constitute a security functionality on its own. – The resistance of AES, Single-DES and Triple-DES against side channel attacks protects the confidentiality of the keys used in the ECB mode of operation. Also in the case of AES, Single-DES, and Triple-DES of the evaluated TOE in the CBC and CBC-MAC modes the confidentiality of the key is protected, i.e. the key constitutes the confidential data for FDP_ITT.1, FPT_ITT.1, FDP_IFC.1 for the CBC and CBC-MAC modes in this refinement.

**Note 8.** The protection of the RSA Key Generation against attacks is only given if the secure mode is executed or if the insecure mode is executed in a secure environment.

**Note 9.** DPA resistance for ECC Diffie-Hellman Key Exchange is only given with respect to the private key, not for the public key. This is of interest when using the function for a secure point multiplication. In this case only the scalar is protected against DPA like attacks, but not the point. The output generated by the ECC over GF(p) Key Generation is assumed to be used as key material in appropriate applications and not as user data. Furthermore, the ECC over GF(p) secure point addition shall be used in appropriate applications. Please refer to the user guidance for more details.

The SFRs from Table 6 are supplemented by additional SFRs, defined in the Common Criteria, as described in sections 6.1.2 “Additional SFRs regarding cryptographic functionality” and 6.1.3 “Additional SFRs regarding access control” of the Hardware Security Target [10] and shown in the following table.

### Table 8. SFRs defined in the Hardware Security Target

<table>
<thead>
<tr>
<th>Name</th>
<th>Title</th>
<th>Defined in</th>
</tr>
</thead>
<tbody>
<tr>
<td>FCS_COP.1[AES]</td>
<td>Cryptographic operation</td>
<td>CC Part 2 [2], and added to PP in the Hardware ST [10] section 6.1.2 “Additional SFRs regarding cryptographic functionality”.</td>
</tr>
</tbody>
</table>

<sup>8</sup> See also Note 9.
Like the requirements already listed in Table 6, the requirements listed in Table 8 have already been stated in the Hardware Security Target [10] and are fulfilled by the chip hardware.

### 4.1.2 Additional SFRs

The SFRs in Table 6 and Table 8 are further supplemented by the additional SFRs described in the following subsections of this Security Target, as listed in Table 9. The SFRs described in Table 9 together with the extensions of FDP_ITT.1, FPT_ITT.1, FDP_IFC.1 and FPT_FLS.1 form the set of SFRs that are new for the crypto library. The composite TOE, consisting of chip hardware and crypto library software, fulfills all requirements from Table 6, Table 8 and Table 9.

<table>
<thead>
<tr>
<th>Name</th>
<th>Title</th>
<th>Defined in</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>FCS_COP.1[DES]</strong></td>
<td>Cryptographic operation</td>
<td>CC Part 2 [2], and added to PP in the Hardware ST [10] section 6.1.2 “Additional SFRs regarding cryptographic functionality”.</td>
</tr>
<tr>
<td><strong>FDP_ACC.1[MEM]</strong></td>
<td>Subset access control</td>
<td>CC Part 2 [2], and added to PP in the Hardware ST [10] section 6.1.3 “Additional SFRs regarding access control”.</td>
</tr>
<tr>
<td><strong>FDP_ACC.1[SFR]</strong></td>
<td>Subset access control</td>
<td>CC Part 2 [2], and added to PP in the Hardware ST [10] section 6.1.3 “Additional SFRs regarding access control”.</td>
</tr>
<tr>
<td><strong>FDP_ACF.1[MEM]</strong></td>
<td>Security attribute based access control</td>
<td>CC Part 2 [2], and added to PP in the Hardware ST [10] section 6.1.3 “Additional SFRs regarding access control”.</td>
</tr>
<tr>
<td><strong>FDP_ACF.1[SFR]</strong></td>
<td>Security attribute based access control</td>
<td>CC Part 2 [2], and added to PP in the Hardware ST [10] section 6.1.3 “Additional SFRs regarding access control”.</td>
</tr>
<tr>
<td><strong>FMT_MSA.3[MEM]</strong></td>
<td>Static attribute initialization</td>
<td>CC Part 2 [2], and added to PP in the Hardware ST [10] section 6.1.3 “Additional SFRs regarding access control”.</td>
</tr>
<tr>
<td><strong>FMT_MSA.3[SFR]</strong></td>
<td>Static attribute initialization</td>
<td>CC Part 2 [2], and added to PP in the Hardware ST [10] section 6.1.3 “Additional SFRs regarding access control”.</td>
</tr>
<tr>
<td><strong>FMT_MSA.1[MEM]</strong></td>
<td>Management of security attributes</td>
<td>CC Part 2 [2], and added to PP in the Hardware ST [10] section 6.1.3 “Additional SFRs regarding access control”.</td>
</tr>
<tr>
<td><strong>FMT_MSA.1[SFR]</strong></td>
<td>Management of security attributes</td>
<td>CC Part 2 [2], and added to PP in the Hardware ST [10] section 6.1.3 “Additional SFRs regarding access control”.</td>
</tr>
<tr>
<td><strong>FMT_SMF.1</strong></td>
<td>Specification of management functions</td>
<td>CC Part 2 [2], and added to PP in the Hardware ST [10] section 6.1.3 “Additional SFRs regarding access control”.</td>
</tr>
<tr>
<td>Name</td>
<td>Title</td>
<td>Defined in</td>
</tr>
<tr>
<td>--------------------</td>
<td>---------------------------------------------------------</td>
<td>---------------------------------</td>
</tr>
<tr>
<td>FCS_COP.1[SW-AES]</td>
<td>Cryptographic operation (AES)</td>
<td>CC Part 2 [2]; specified in this ST, see below.</td>
</tr>
<tr>
<td>FCS_COP.1[SW-DES]</td>
<td>Cryptographic operation (TDES)</td>
<td>CC Part 2 [2]; specified in this ST, see below.</td>
</tr>
<tr>
<td>FCS_COP.1[RSA_encrypt]</td>
<td>Cryptographic operation (RSA encryption and decryption)</td>
<td>CC Part 2 [2]; specified in this ST, see below.</td>
</tr>
<tr>
<td>FCS_COP.1[RSA_public]</td>
<td>Cryptographic operation (RSA public key computation)</td>
<td>CC Part 2 [2]; specified in this ST, see below.</td>
</tr>
<tr>
<td>FCS_COP.1[RSA_sign]</td>
<td>Cryptographic operation (RSA signature generation and verification)</td>
<td>CC Part 2 [2]; specified in this ST, see below.</td>
</tr>
<tr>
<td>FCS_COP.1[ECC_GF_p]</td>
<td>Cryptographic operation (ECC over GF(p) signature generation and verification)</td>
<td>CC Part 2 [2]; specified in this ST, see below.</td>
</tr>
<tr>
<td>FCS_COP.1[ECC_ADD]</td>
<td>Cryptographic operation (ECC over GF(p) point addition)</td>
<td>CC Part 2 [2]; specified in this ST, see below.</td>
</tr>
<tr>
<td>FCS_COP.1[ECC_DHKE]</td>
<td>Cryptographic operation (ECC Diffie-Hellman key exchange)</td>
<td>CC Part 2 [2]; specified in this ST, see below.</td>
</tr>
<tr>
<td>FCS_COP.1[SHA]</td>
<td>Cryptographic operation (SHA-1, SHA-224 and SHA-256)</td>
<td>CC Part 2 [2]; specified in this ST, see below.</td>
</tr>
<tr>
<td>FCS_CKM.1[RSA]</td>
<td>Cryptographic key generation (RSA key generation)</td>
<td>CC Part 2 [2]; specified in this ST, see below.</td>
</tr>
<tr>
<td>FCS_CKM.1[ECC_GF_p]</td>
<td>Cryptographic key generation (ECC over GF(p) key generation)</td>
<td>CC Part 2 [2]; specified in this ST, see below.</td>
</tr>
<tr>
<td>FCS_CKM.4</td>
<td>Cryptographic Key Destruction</td>
<td>CC Part 2 [2]; specified in this ST, see below.</td>
</tr>
<tr>
<td>FDP_RIP.1</td>
<td>Subset residual information protection</td>
<td>CC Part 2 [2]; specified in this ST, see below.</td>
</tr>
</tbody>
</table>

The requirements listed in Table 9 are detailed in the following sub-sections.

**Additional SFR regarding cryptographic functionality**

The TSF provides cryptographic functionality to help satisfy several high-level security objectives. In order for a cryptographic operation to function correctly, the operation must be performed in accordance with a specified algorithm and with a cryptographic key of a specified size. The following Functional Requirements to the TOE can be derived from this CC component:

**FCS_COP.1[SW-AES] Cryptographic operation**

Hierarchical to: No other components.

FCS_COP.1[SW-AES] The TSF shall perform encryption and decryption in accordance with the specified cryptographic algorithm AES in one of the following modes of operation: ECB, CBC or CBC-
MAC and cryptographic key sizes 128, 192 and 256 bit that meet the following: FIPS Publication 197, Advanced Encryption Standard (AES), NIST Special Publication 800-38A, 2001 (ECB and CBC mode) and ISO 9797-1, Algorithm 1 (CBC-MAC mode).

Dependencies: [FDP_ITC.1 Import of user data without security attributes, or FDP_ITC.2 Import of user data with security attributes, or FCS_CKM.1 Cryptographic key generation] FCS_CKM.4 Cryptographic key destruction.

FCS_COP.1[SW-DES] Cryptographic operation
Hierarchical to: No other components.

FCS_COP.1.1[SW-DES] The TSF shall perform encryption and decryption in accordance with the specified cryptographic algorithm Triple-DES in one of the following modes of operation: ECB, CBC or CBC-MAC and cryptographic key sizes double-length (112 bit) or triple-length (168 bit) that meet the following: ANSI X9.52-1998 [32] (ECB and CBC mode) and FIPS PUB 81 [31] (ECB and CBC mode) and ISO 9797-1 [26], Algorithm 1 (CBC-MAC mode).

Application Notes: (1) The TOE also implements Single-DES. For AVA_VAN.5 it is not considered sufficient. Therefore Single-DES is not listed here.

(2) The CBC mode is to be understood as “outer” CBC mode, i.e. CBC mode as defined in [31] and [32] applied to the block cipher algorithm (either DES or Triple-DES). The CBC-MAC mode of operation as defined in ISO 9797-1 [26], Algorithm 1, and also described in Appendix F of [31] is similar to CBC mode, but the output of the CBC-MAC is restricted to the output of the last Triple-DES operation, i.e. only the last block of the ciphertext is returned.

Dependencies: [FDP_ITC.1 Import of user data without security attributes, or FDP_ITC.2 Import of user data with security attributes, or FCS_CKM.1 Cryptographic key generation] FCS_CKM.4 Cryptographic key destruction.

FCS_COP.1[RSA_encrypt] Cryptographic operation
Hierarchical to: No other components.

FCS_COP.1.1[RSA_encrypt] The TSF shall perform encryption and decryption in accordance with the specified cryptographic algorithm RSA without or with EME-OAEP encoding method and cryptographic key sizes 1536 bits to 5024 bits that meet the following: PKCS #1, v2.1 (RSAEP, RSADP, RSAES-OAEP).

Application Notes: The TOE also supports key lengths of 256 to 1535 bits. For AVA_VAN.5 these are not considered sufficient. Therefore only keys of at least 1536 bits are listed here.

Dependencies: [FDP_ITC.1 Import of user data without security attributes, or FDP_ITC.2 Import of user data with security attributes, or FCS_CKM.1 Cryptographic key generation] FCS_CKM.4 Cryptographic key destruction.
FCS_CKM.1 Cryptographic key generation
FCS_CKM.4 Cryptographic key destruction.

**FCS_COP.1[RSA_sign] Cryptographic operation**

Hierarchical to: No other components.

**FCS_COP.1.1[RSA_sign]** The TSF shall perform *signature generation and verification* in accordance with the specified cryptographic algorithm RSA without or with EMSA-PSS encoding method and cryptographic key sizes 1536 bits to 5024 bits that meet the following: PKCS #1, v2.1 (RSASP1, RSAVP1, RSASSA-PSS).

**Application Notes:** The TOE also supports key lengths of 256 to 1535 bit. For AVA_VAN.5 these are not considered sufficient. Therefore only keys of at least 1536 bits are listed here.

**Dependencies:** [FDP_ITC.1 Import of user data without security attributes, or FDP_ITC.2 Import of user data with security attributes, or FCS_CKM.1 Cryptographic key generation] FCS_CKM.4 Cryptographic key destruction.

**FCS_COP.1[RSA_public] Cryptographic operation**

Hierarchical to: No other components.

**FCS_COP.1.1[RSA_public]** The TSF shall perform *public key computation* in accordance with the specified cryptographic algorithm RSA and cryptographic key sizes 1536 bits to 2048 bits (Straight Forward) or 1536 to 4096 bits (CRT) that meet the following: PKCS #1, v2.1 (RSAEP, RSAVP1).

**Application Notes:**

(1) The TOE also supports key lengths of 256 to 1535 bits. For AVA_VAN.5 these are not considered sufficient. Therefore only keys of at least 1536 bits are listed here.

(2) The computation will result in the generation of a public RSA key from the private key. As this key is implied by the private key, this is not true key generation, and, to prevent duplication in this ST, this has not been included as a separate FCS_CKM.1 SFR.

**Dependencies:** [FDP_ITC.1 Import of user data without security attributes, or FDP_ITC.2 Import of user data with security attributes, or FCS_CKM.1 Cryptographic key generation] FCS_CKM.4 Cryptographic key destruction.

**FCS_COP.1[ECC_GF_p] Cryptographic operation**

Hierarchical to: No other components.

**FCS_COP.1.1[ECC_GF_p]** The TSF shall perform *signature generation and verification* in accordance with the specified cryptographic algorithm ECC over GF(p) and cryptographic key sizes 192 to 544 bits for signature verification and 256 to 544 bits for signature generation that meet the following: ISO 14888-3 [28].

**Application Notes:** The TOE also supports key lengths of 128 to 191 bits for signature verification and 128 to 255 for signature generation.
For AVA_VAN.5 these are not considered sufficient. Therefore only keys of least 192 and 256 bits are listed here.

Dependencies: [FDP_ITC.1 Import of user data without security attributes, or FDP_ITC.2 Import of user data with security attributes, or FCS_CKM.1 Cryptographic key generation] FCS_CKM.4 Cryptographic key destruction.

**FCS_COP.1[ECC_ADD] Cryptographic operation**

Hierarchical to: No other components.

**FCS_COP.1.1[ECC_ADD]** The TSF shall perform secure point addition in accordance with the specified cryptographic algorithm ECC over GF(p) and cryptographic key sizes 192 to 544 bits that meet the following: ISO 14888-3 [28].

Application Notes: The point addition does not have a key. The key size given is related to the length of the supported operand lengths.

The TOE also supports length from 128 to 191 bits. For AVA_VAN.5 these are not considered sufficient. Therefore only lengths of at least 192 bits are listed here.

Dependencies: [FDP_ITC.1 Import of user data without security attributes, or FDP_ITC.2 Import of user data with security attributes, or FCS_CKM.1 Cryptographic key generation] FCS_CKM.4 Cryptographic key destruction.

**FCS_COP.1[ECC_DHKE] Cryptographic operation**

Hierarchical to: No other components.

**FCS_COP.1.1[ECC_DHKE]** The TSF shall perform Diffie-Hellman Key Exchange in accordance with the specified cryptographic algorithm ECC over GF(p) and cryptographic key sizes 256 to 544 bits that meet the following: ISO 11770-3 [29].

Application Notes: (1) The TOE also supports key lengths of 128 to 255 bits. For AVA_VAN.5 these are not considered sufficient. Therefore only keys of least 256 bits are listed here.

(2) The Diffie-Hellman Key Exchange will result in the generation of a shared secret that could subsequently be used as a cryptographic key for e.g. AES, DES or 3DES. However, to prevent duplication in this ST, this has not been included as a separate FCS_CKM.1 SFR.

Dependencies: [FDP_ITC.1 Import of user data without security attributes, or FDP_ITC.2 Import of user data with security attributes, or FCS_CKM.1 Cryptographic key generation] FCS_CKM.4 Cryptographic key destruction.

**FCS_COP.1[SHA] Cryptographic operation**

Hierarchical to: No other components.

**FCS_COP.1.1[SHA]** The TSF shall perform cryptographic checksum generation in accordance with the specified cryptographic algorithm SHA-224 and SHA-256 and cryptographic key size none that meet the following: FIPS 180-2 [33].
Application Notes: The TOE also supports SHA-1. For AVA_VAN.5 it is not considered sufficient. Therefore SHA-1 is not listed here.

Dependencies: [FDP_ITC.1 Import of user data without security attributes, or FDP_ITC.2 Import of user data with security attributes, or FCS_CKM.1 Cryptographic key generation] FCS_CKM.4 Cryptographic key destruction.

The TSF provides functionality to generate a variety of key pairs. In order for the key generation to function correctly, the operation must be performed in accordance with a specified standard and with cryptographic key sizes out of a specified range. The following Security Functional Requirements to the TOE can be derived from this CC component:

**FCS_CKM.1[RSA] Cryptographic Key Generation**

Hierarchical to: No other components.

FCS_CKM.1.1[RSA] The TSF shall generate cryptographic keys in accordance with a specified cryptographic key generation algorithm RSA (straight forward) and RSA-CRT and specified cryptographic key sizes 1536-4096 bits that meet the following: "Regulierungsbehörde für Telekommunikation und Post: Bekanntmachung zur elektronischen Signatur nach dem Signaturgesetz und der Signaturverordnung (Übersicht über geeignete Algorithmen), German "Bundesanzeiger Nr. 59", p. 4695-4696, March 30th, 2005".

Application Notes: The TOE also supports key lengths from 256 to 1535 bits. For AVA_VAN.5 these are not considered sufficient. Therefore only keys of least 1536 bits are listed here.

Dependencies: [FCS_CKM.2 Cryptographic key distribution or FCS_COP.1 Cryptographic operation] FCS_CKM.4 Cryptographic key destruction

Note: The standard “Geeignete Algorithmen” sets up requirements for RSA key generation, if the generated RSA key pair is used in a signature application according to the German Signature Act. This standard is also accepted by the German Bundesamt für Sicherheit in der Informationstechnik (BSI) for Common Criteria evaluations that include the assurance requirement AVA_VAN.5.

**FCS_CKM.1[ECC_GF_p] Cryptographic Key Generation**

Hierarchical to: No other components.

FCS_CKM.1.1[ECC_GF_p] The TSF shall generate cryptographic keys in accordance with a specified cryptographic key generation algorithm ECC over GF(p) and specified cryptographic key sizes 192-544 bits that meet the following: ISO 15946-1-2008 [27] and "Bekanntmachung zur elektronischen Signatur nach dem Signaturgesetz und der Signaturverordnung (Übersicht über geeignete Algorithmen)" [35].
Application Notes: The TOE also supports key lengths of 128 to 191 bits. For AVA_VAN.5 these are not considered sufficient. Therefore only keys of at least 192 bits are listed here.

Dependencies: [FCS_CKM.2 Cryptographic key distribution or FCS_COP.1 Cryptographic operation] FCS_CKM.4 Cryptographic key destruction

Note: The standard "Geeignete Algorithmen" sets up requirements for ECC key generation, if the generated ECC key pair is used in a signature application according to the German Signature Act. This standard is also accepted by the German Bundesamt für Sicherheit in der Informationstechnik (BSI) for Common Criteria evaluations that include the assurance requirements AVA_VAN.5.

FCS_CKM.4 Cryptographic Key Destruction
Hierarchical to: No other components.
FCS_CKM.4.1 The TSF shall destroy cryptographic keys in accordance with a specified cryptographic key destruction method overwrite that meets the following: ISO11568

Application Notes: The Crypto Library on SmartMX provides the smartcard embedded software with library calls to perform various cryptographic algorithms that involve keys (e.g AES, DES, RSA, etc.). Through the parameters of the library calls the smartcard embedded software provides keys for the cryptographic algorithms. To perform its cryptographic algorithms the library copies these keys, or a transformation thereof, to the working-buffer (supplied by the smartcard embedded software) and/or the memory/special function registers of the SmartMX. Depending upon the algorithm the library either overwrites these keys before returning control to the smartcard embedded software or provides a library call to through which the smartcard embedded software can clear these keys. In the case of a separate library call to clear keys the guidance instructs the smartcard embedded software when/how this call should be used.

Dependencies: [FDP_ITC.1 Import of user data without security attributes, or FDP_ITC.2 Import of user data with security attributes, or FCS_CKM.1 Cryptographic Key Generation]

Note: Clearing of keys that are provided by the smartcard embedded software to the Crypto Library on SmartMX is the responsibility of the smartcard embedded software.

FDP_RIP.1 Subset Residual Information Protection
Hierarchical to: No other components.

This family addresses the need to ensure that information in a resource is no longer accessible when the resource is deallocated, and that therefore newly created objects do not contain information that was accidentally left behind in the resources used to create the objects. The following Functional Requirement to the TOE can be derived from the CC component FDP_RIP.1:
FDP_RIP.1.1 The TSF shall ensure that any previous information content of a resource is made unavailable upon the deallocation of the resource from the following objects: all objects (variables) used by the Crypto Library as specified in the user guidance documentation.

Dependencies: No dependencies.

Note 10. The TSF ensures that, upon exit from each function, with the exception of input parameters, return values or locations where it is explicitly documented that values remain at specific addresses, any memory resources used by that function that contained temporary or secret values are cleared.

4.2 Security Assurance Requirements

Table 10 below lists all security assurance components that are valid for this Security Target. These security assurance components are required by EAL5 or by the Protection Profile [9].

Table 10. Security Assurance Requirements EAL5+ and PP augmentations

<table>
<thead>
<tr>
<th>SAR</th>
<th>Title</th>
<th>Required by</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADV_ARC.1</td>
<td>Security architecture description</td>
<td>PP / EAL5</td>
</tr>
<tr>
<td>ADV_FSP.5</td>
<td>Complete semi-formal functional specification with additional error information</td>
<td>EAL5</td>
</tr>
<tr>
<td>ADV_IMP.1</td>
<td>Implementation representation of the TSF</td>
<td>PP / EAL5</td>
</tr>
<tr>
<td>ADV_INT.2</td>
<td>Well-structured internals</td>
<td>EAL5</td>
</tr>
<tr>
<td>ADV_TDS.4</td>
<td>Semiformal modular design</td>
<td>EAL5</td>
</tr>
<tr>
<td>AGD_OPE.1</td>
<td>Operational user guidance</td>
<td>PP / EAL5</td>
</tr>
<tr>
<td>AGD_PRE.1</td>
<td>Preparative procedures</td>
<td>PP / EAL5</td>
</tr>
<tr>
<td>ALC_CMC.4</td>
<td>Production support, acceptance procedures and automation</td>
<td>PP / EAL5</td>
</tr>
<tr>
<td>ALC_CM5.5</td>
<td>Development tools CM coverage</td>
<td>EAL5</td>
</tr>
<tr>
<td>ALC_DEL.1</td>
<td>Delivery procedures</td>
<td>PP / EAL5</td>
</tr>
<tr>
<td>ALC_DVS.2</td>
<td>Sufficiency of security measures</td>
<td>PP</td>
</tr>
<tr>
<td>ALC_LCD.1</td>
<td>Developer defined life-cycle model</td>
<td>PP / EAL5</td>
</tr>
<tr>
<td>ALC_TAT.2</td>
<td>Compliance with implementation standards</td>
<td>EAL5</td>
</tr>
<tr>
<td>ASE_CCL.1</td>
<td>Conformance claims</td>
<td>PP / EAL5</td>
</tr>
<tr>
<td>ASE_ECD.1</td>
<td>Extended components definition</td>
<td>PP / EAL5</td>
</tr>
<tr>
<td>ASE_INT.1</td>
<td>ST introduction</td>
<td>PP / EAL5</td>
</tr>
<tr>
<td>ASE_OBJ.2</td>
<td>Security objectives</td>
<td>PP / EAL5</td>
</tr>
<tr>
<td>ASE_REQ.2</td>
<td>Derived security requirements</td>
<td>PP / EAL5</td>
</tr>
</tbody>
</table>
4.2.1 Refinements of the TOE Security Assurance Requirements

The ST claims conformance to the Protection Profile "Bundesamt für Sicherheit in der Informationstechnik (BSI): Security IC Platform Protection Profile, Version 1.0, 15.06.2007; Registered and Certified by Bundesamt für Sicherheit in der Informationstechnik (BSI) under the reference BSI-PP-0035", and therefore it has to be conform to the refinements of the TOE security assurance requirements (see Application Note 19 of the PP).

The Hardware Security Target [10] has chosen the evaluation assurance level EAL5+. This Hardware Security Target bases on the Protection Profile [9], which requires the lower level EAL4+. This implies that the refinements made in the Protection Profile [9], section 6.2.1 Refinements of the TOE Assurance Requirements, for EAL4+ had to be refined again in order to ensure EAL5+ in the Hardware Security Target (this was necessary for ACM_CMS.5 and ADV_FSP.5).

Since these refinements explain and interpret the CC for hardware, these refinements do not affect the additional software in this composite TOE. Therefore all refinements made in the PP [9] are valid without change for the composite TOE.
5. TOE Summary Specification

This chapter describes the “IT Security Functionality”.

5.1 IT Security Functionality

The evaluation of this cryptographic library is performed as a composite evaluation, where the TOE comprises both the underlying hardware and the embedded software (cryptographic library). The TOE of this composite evaluation therefore extends the security functionality already available in the chip platform (see section 7.1 “Portions of the TOE Security Functionality” of the Hardware Security Target [10]). The security functionality of the hardware platform is listed in the following table; the additional security functionality provided by the cryptographic library is described in the following sub-sections.

Table 11. IT security functionalities defined in the Hardware Security Target [10]

<table>
<thead>
<tr>
<th>Name</th>
<th>Title</th>
</tr>
</thead>
<tbody>
<tr>
<td>SS.RNG</td>
<td>Hardware Random Number Generator</td>
</tr>
<tr>
<td>SS.HW_AES</td>
<td>Hardware AES Co-processor</td>
</tr>
<tr>
<td>SS.HW_DES</td>
<td>Hardware Triple-DES Co-processor</td>
</tr>
<tr>
<td>SF.OPC</td>
<td>Control of Operating Conditions</td>
</tr>
<tr>
<td>SF.PHY</td>
<td>Protection against Physical Manipulation</td>
</tr>
<tr>
<td>SF.LOG</td>
<td>Logical Protection</td>
</tr>
<tr>
<td>SF.COMP</td>
<td>Protection of Mode Control</td>
</tr>
<tr>
<td>SF.MEM_ACC</td>
<td>Memory Access Control</td>
</tr>
<tr>
<td>SF.SFR_ACC</td>
<td>Special Function Register Access Control</td>
</tr>
</tbody>
</table>

Note 11. The security functionality SS.RNG implements the hardware RNG. The TOE also implements software RNG as part of security functionality F.RNG_Access; for details see section 5.1.11. The hardware RNG is not externally visible through the interfaces of the Crypto Library; instead users of the Crypto Library are intended to use the software RNG (F.RNG_Access).

Note 12. The security functionality F.LOG is extended by the crypto library TOE as described in section 5.1.13 (see below).

The IT security functionalities directly correspond to the TOE security functional requirements defined in section 4.1 above. The definitions of the IT security functionalities refer to the corresponding security functional requirements.

5.1.1 F.AES

The TOE uses the SmartMX AES hardware coprocessor to provide AES encryption and decryption facility using 128, 192 or 256 bit keys. The supported modes are ECB and “outer” CBC (i.e., the CBC mode applied to the block cipher algorithm AES).

In addition, the TOE provides the ability to compute a CBC-MAC. The CBC-MAC mode of operation is rather similar to the CBC mode of operation, but returns only the last cipher text (see also ISO/IEC 9797-1 [26], Algorithm 1, or FIPS PUB 197 [34]).
F.AES is a basic cryptographic function which provides the AES algorithm as defined by the standard FIPS PUB 197 [34].

The interface to F.AES allows AES operations independent from prior key loading. The user has to take care that adequate keys of the correct size are loaded before the cryptographic operation is performed. Details are described in the user guidance [14] and [16].

Sidechannel attack resistance for this security functionality is discussed in section 5.1.13 F.LOG.

This security functionality covers:

- FCS_COP.1[SW_AES].

5.1.2 F.DES

The TOE uses the SmartMX DES hardware coprocessor to provide a DES encryption and decryption facility using 56-bit keys, and to provide Triple-DES encryption and decryption. The Triple-DES function uses double-length or triple-length keys with sizes of 112 or 168 bits respectively. The supported modes are ECB and “outer” CBC (i.e. the CBC mode applied to the block cipher algorithm 3DES or DES).

In addition, the TOE provides the ability to compute a CBC-MAC. The CBC-MAC mode of operation is rather similar to the CBC mode of operation, but returns only the last cipher text (see also ISO/IEC 9797-1 [26], Algorithm 1, or FIPS PUB 81 [31], Appendix F). Like ECB and CBC, the CBC-MAC mode of operation can also be applied to both DES and 3DES as underlying block cipher algorithm.

Note that only the Triple-DES encryption and decryption (two-key and three-key) is within the scope of the AVA_VAN.5 requirement of this evaluation (see also Note 7 in section 4.1.1).

F.DES is a modular basic cryptographic function which provides the DES algorithm as defined by the standard FIPS PUB 46-3 [30], and supports the 2-key and 3-key Triple-DES algorithm according to the ANSI X9.52 [32].

The interface to F.DES allows performing Single-DES or 2-key and 3-key Triple-DES operations independent from prior key loading. The user has to take care that adequate keys of the correct size are loaded before the cryptographic operation is performed. Details are described in the user guidance [14] and [17]. All modes of operation (ECB, CBC, CBC-MAC) can be applied to DES, two-key 3DES and three-key 3DES for a total of nine possible combinations.

Sidechannel attack resistance for this security functionality is discussed in section 5.1.13 F.LOG.

This security functionality covers:

- FCS_COP.1[SW_DES]

5.1.3 F.RSA_encrypt

The TOE provides functions that implement the RSA algorithm for data encryption and decryption. This IT security functionality supports the EME-OAEP encoding schema, but also work without any encoding schema. All algorithms are defined in PKCS #1, v2.1 (RSAEP, RSADP, RSAES-OAEP)

This routine supports various key lengths from 256 bits to 5024 bits. Note that, for the evaluated TOE, RSA keys must have a key length of at least 1536 bit.
The TOE contains modular exponentiation functions, which, together with other functions in the TOE, perform the operations required for RSA encryption or decryption. Two different RSA algorithms are supported by the TOE, namely the "Simple Straight Forward Method" (called RSA "straight forward", the key consists of the pair n and d) and RSA using the "Chinese Remainder Theorem" (RSA CRT, the key consists of the quintuple p, q, dp, dq, qlnv).

Sidechannel attack resistance for this security functionality is discussed in section 5.1.13 F.LOG.

This security functionality covers:
- FCS_COP.1[RSA_encrypt]

5.1.4 F.RSA_sign

The TOE provides functions that implement the RSA algorithm and the RSA-CRT algorithm for signature generation and verification. This IT security functionality supports the EMSA-PSS signature schema, but also work without any signature schema. All algorithms are defined in PKCS #1, v2.1 (RSASP1, RSAVP1, RSASSA-PSS)

This routine supports various key lengths from 256 bits to 5024 bits. Note that, for the evaluated TOE, RSA keys must have a key length of at least 1536 bit.

The TOE contains modular exponentiation functions, which, together with other functions in the TOE, perform the operations required for RSA signing or verifying. Two different RSA algorithms are supported by the TOE, namely the "Simple Straight Forward Method" (called RSA "straight forward", the key consists of the pair n and d) and RSA using the "Chinese Remainder Theorem" (RSA CRT, the key consists of the quintuple p, q, dp, dq, qlnv).

Sidechannel attack resistance for this security functionality is discussed in section 5.1.13 F.LOG.

This security functionality covers:
- FCS_COP.1[RSA_sign]

5.1.5 F.RSA_public

The TOE provides functions that implement computation of an RSA public key from a private key. All algorithms are defined in PKCS #1, v2.1 (RSAEP, RSAVP1).

This routine supports various key lengths from 1024 bits to 2048 bits (Straight Forward) or from 1024 to 4096 bits (CRT). Note that if the TOE uses the generated key pair later on, RSA keys must have a key length of at least 1536 bit.

Sidechannel attack resistance for this security functionality is discussed in section 5.1.13 F.LOG.

This security functionality covers:
- FCS_COP.1[RSA_public]

5.1.6 F.ECC_GF_p_ECDSA

The TOE provides functions to perform ECC Signature Generation and Signature Verification according to ISO/IEC 14888-3 [28].

Note that hashing of the message must be done beforehand and is not provided by this security functionality, but could be provided by F.SHA.

Also the TOE provides an interface for secure point addition over GF(p).
The supported key length is 128 bits to 544 bits. Note, for evaluation of the TOE, ECC over GF(p) keys must have a minimum key length of 192 bits.

Sidechannel attack resistance for this security functionality is discussed in section 5.1.13 F.LOG.

This security functionality covers:
- FCS_COP.1[ECC_GF_p]
- FCS_COP.1[ECC_ADD]

5.1.7 F.ECC_GF_p_DH_KeyExch

The TOE provides functions to perform Diffie-Hellman Key Exchange according to ISO 11770-3 [29] section 8.4. This interface can also be used as secure point multiplication.

The supported key length is 128 bits to 544 bits. Note that due to the AVA_VAN.5 requirement ECC over GF(p) keys must have a minimum key length of 192 bits.

Sidechannel attack resistance for this security functionality is discussed in section 5.1.13 F.LOG.

This security functionality covers:
- FCS_COP.1[ECC_DHKE]

5.1.8 F.RSA_KeyGen

The TOE provides functions to generate RSA key pairs as described in „Regulierungsbehörde für Telekommunikation und Post: Bekanntmachung zur elektronischen Signatur nach dem Signaturgesetz und der Signaturverordnung (Übersicht über geeignete Algorithmen), German "Bundesanzeiger Nr. 59", p. 4695-4696, March 30th, 2005".

It supports various key lengths from 256 bits to 4096 bits. Note that, for the evaluated TOE, RSA keys must have a key length of at least 1536 bit. Two different output formats for the key parameters are supported by the TOE, namely the "Simple Straight Forward Method" (RSA "straight forward") and RSA using the "Chinese Remainder Theorem" (RSA CRT).

Sidechannel attack resistance for this security functionality is discussed in section 5.1.13 F.LOG.

This security functionality covers:
- FCS_CKM.1[RSA]

5.1.9 F.ECC_GF_p_KeyGen

The TOE provides functions to perform ECC over GF(p) Key Generation according to ISO/IEC 15946-1-2008 [27] section 6.1.

It supports key length from 128 to 544 bits. Note that due to the AVA_VAN.5 requirement ECC over GF(p) keys must have a minimum key length of 192 bits.

Sidechannel attack resistance for this security functionality is discussed in section 5.1.13 F.LOG.

This security functionality covers:
- FCS_CKM.1[ECC_GF_p]
5.1.10 F.SHA

The TOE implements functions to compute the Secure Hash Algorithms SHA-1, SHA-224 and SHA-256 according to the standard FIPS 180-2 [33]. Note that due to the AVA_VAN.5 requirement only SHA-224 and SHA-256 shall be used.

The SHA-1 can be used for applications whenever a secure hash algorithm is required to hash data, such as the input for digital signature creation.

This security functionality covers:
- .FCS_COP.1[SHA]

5.1.11 F.RNG_Access

The TOE contains both a hardware Random Number Generator (RNG) and a software RNG; for the hardware RNG (F.RNG) see the Note 11 above. F.RNG_Access consists of the implementation of the software RNG and of appropriate online tests for the hardware RNG (as required for FCS_RNG.1[DET] taken from the Protection Profile [9]):

The Crypto Library implements a software (pseudo) RNG that can be used as a general purpose random source. This software RNG has to be seeded by random numbers taken from the hardware RNG implemented in the SmartMX processor. The implementation of the software RNG is based on the standard ANSI X9.17 as described in Menezes, A; van Oorschot, P. and Vanstone, S.: Handbook of Applied Cryptography, CRC Press, 1996, http://www.cacr.math.uwaterloo.ca/hac/ [24].

In addition, the Crypto Library implements appropriate online tests according to the Hardware User Guidance Manual [11] for the hardware RNG, which fulfills the functionality class P2 defined by the AJS31 [6], as required by SFR FCS_RNG.1[DET]. The interface of F.RNG_Access allows to test the hardware RNG and to seed the software RNG after successful testing.

This security functionality covers:
- .FCS_RNG.1[DET]

5.1.12 F.Object_Reuse

The TOE provides internal security measures which clear memory areas used by the Crypto Library after usage. This functionality is required by the security functional component FDP_RIP.1 taken from the Common Criteria Part 2 [2].

These measures ensure that a subsequent process may not gain access to cryptographic assets stored temporarily in memory used by the TOE.

This security functionality covers:
- FDP_RIP.1
- FCS_CKM.4

5.1.13 F.LOG

The IT Security functionality F.LOG – Logical Protection defined in the Hardware Security Target [10] is extended in this Security Target to include software countermeasures against side channel attacks. Such attacks can be performed by externally measuring the power consumption of the SmartMX processor (Simple Power Analysis, SPA, or Differential Power Analysis, DPA) or measuring the execution time. In addition, attacks are possible that exploit unintended behaviour of the TOE in case of fault induction (Differential Fault Analysis, DFA).
The resistance against side channel attacks is required by FDP_ITT.1, FPT_ITT.1 and FDP_IFC.1 (SPA, DPA and timing attacks; see also Note 4 in section 4.1.1) as well as by FPT_FLS.1 (DFA attacks).

**DES and AES**

The resistance of AES, DES\textsuperscript{9} and Triple-DES against SPA, DPA and timing protects the confidentiality of the keys used in all modes of operation (ECB, CBC, and CBC-MAC). This resistance is provided by the co-processors in the hardware part of the TOE.

The resistance of AES, DES\textsuperscript{10} and Triple-DES against DFA is arranged by performing computations twice and verifying that the results are the same.

**RSA**

The RSA cryptography implementations are resistant against:

- SPA and DPA attacks because of choice of modulus, exponent blinding and careful coding.
- timing attacks, by careful coding and the timing resistance of the underlying FameXE co-processor.
- DFA attacks as the private key operations are DFA resistant by verifying the result using the public key operation. The public key operations have no DFA protection, as there is nothing to attack.

**RSA Public Key Computation**

The RSA public key computation is resistant against:

- SPA and DPA attacks by limiting the number of executions with the same private key.
- Timing attacks, by careful coding.
- DFA attacks are not considered: At the time of writing this ST, no promising attack paths for DFA attacks against RSA public key computation were known.

**ECC over GF(p)**

The ECC over GF(p) implementation is resistant against:

- SPA and DPA attacks because of randomized projective coordinates and careful coding.
- Timing attacks, by careful coding and the timing resistance of the underlying FameXE co-processor.
- DFA because of verifying the results with elliptic curve equation to check they are on the curve.

**ECC Diffie Hellman Key Exchange**

The ECC Diffie Hellman Key Exchange implementation is resistant against:

- SPA and DPA attacks because of randomized projective coordinates and careful coding.
- timing attacks, by careful coding and the timing resistance of the underlying FameXE co-processor.
- DFA because of verifying the results with elliptic curve equation.

\textsuperscript{9} See also Note 7 in section 4.1.1.
\textsuperscript{10} See also Note 7 in section 4.1.1.
The attack resistance also includes the public key. This ensures that the function can also be used for secure point multiplication.

**RSA Key generation**

The RSA key generation provides two different modes. An insecure mode without countermeasures against side-channel attacks, but with high execution speed, and a secure mode with countermeasures against side-channel attacks.

The insecure mode is only protected against side channel attacks if OE.RSA-Key-Gen is fulfilled. In this case the environment has to make sure that no attacks can be performed.

In the secure mode the RSA key generation algorithm is resistant against:

- SPA attacks because of the SPA-resistance of the underlying functions, as the exponentiation function, for example, and because of careful programming. The only promising attack seems to be one on the Miller-Rabin-Primality-Test. The test frequently repeats exponentiations with similar exponents. An upper limit of the number of Miller-Rabin-tests limits those similar exponentiations and prevents such an attack.
- Timing attacks, by careful coding and the timing resistance of the underlying FameXE co-processor.
- DPA, because for every key pair generation, new random prime numbers are used. There is no interface to force the key generation to repeat the previous calculation with the same input parameters. This prevents DPA attacks.
- Perturbation attacks, by redundant checks for critical operations
- DFA attacks are not considered: At the time of writing this ST, no promising attack paths for DFA attacks against RSA key generation were known.

**ECC over GF(p) Key generation**

The ECC over GF(p) key generation algorithm is resistant against:

- SPA attacks because of randomized projective coordinates and careful coding
- timing attacks, by careful coding and the timing resistance of the underlying FameXE co-processor
- DPA, because there is no interface to force the key generation to repeat the previous calculation with the same input parameters. This prevents DPA attacks.
- DFA attacks are not considered: At the time of writing this ST, no promising attack paths for DFA attacks against ECC over GF(p) Key generation were known.

Nevertheless, the implementation has some measurements included to detect Fault Attacks.

**SHA**

The TOE implements SHA-1, SHA-224 and SHA-256 calculations but these are not resistant against side-channel attacks.
6. Rationale

This chapter contains the following sections: "Security Objectives Rationale", "Security Requirements Rationale" and "Conformance Claim Rationale".

This Security Target is based on the Security Target for the hardware of the SmartMX. This rationale is given for the combination of both (composite TOE), the Crypto Library Software and the SmartMX hardware.

6.1 Security Objectives Rationale

Section 7.1 of the Protection Profile provides a rationale how the assumptions, threats, and organisational security policies are addressed by the objectives that are subject of the Protection Profile [9]. The following Table 12 reproduces the table in section 7.1 of the Protection Profile [9].

<table>
<thead>
<tr>
<th>Assumption, Threat or OSP</th>
<th>Security Objective</th>
<th>Note</th>
</tr>
</thead>
<tbody>
<tr>
<td>A.Plat-Appl</td>
<td>OE.Plat-Appl</td>
<td>Phase 1</td>
</tr>
<tr>
<td>A.Resp-Appl</td>
<td>OE.Resp-Appl</td>
<td>Phase 1</td>
</tr>
<tr>
<td>P.Process-TOE</td>
<td>O.Identification</td>
<td>Phase 2 – 3, optional Phase 4</td>
</tr>
<tr>
<td>A.Process-Sec-IC</td>
<td>OE.Process-Sec-IC</td>
<td>Phase 5 – 6, optional Phase 4</td>
</tr>
<tr>
<td>T.Leak-Inherent</td>
<td>O.Leak-Inherent</td>
<td></td>
</tr>
<tr>
<td>T.Phys-Probing</td>
<td>O.Phys-Probing</td>
<td></td>
</tr>
<tr>
<td>T.Malfunction</td>
<td>O.Malfunction</td>
<td></td>
</tr>
<tr>
<td>T.Phys-Manipulation</td>
<td>O.Phys-Manipulation</td>
<td></td>
</tr>
<tr>
<td>T.Leak-Forced</td>
<td>O.Leak-Forced</td>
<td></td>
</tr>
<tr>
<td>T.Abuse-Func</td>
<td>O.Abuse-Func</td>
<td></td>
</tr>
<tr>
<td>T.RND</td>
<td>O.RND</td>
<td></td>
</tr>
</tbody>
</table>

The following Table 13 provides the justification for the additional security objectives. They are in line with the security objectives of the Protection Profile and supplement these according to the additional assumptions and organisational security policy.

<table>
<thead>
<tr>
<th>Assumption/Policies</th>
<th>Security Objective</th>
<th>Note</th>
</tr>
</thead>
<tbody>
<tr>
<td>P.Add-Components</td>
<td>O.HW_AES O.HW_DES3</td>
<td></td>
</tr>
<tr>
<td></td>
<td>O.MF_FW</td>
<td></td>
</tr>
<tr>
<td></td>
<td>O.MEM_ACCESS</td>
<td></td>
</tr>
<tr>
<td></td>
<td>O.SFR_ACCESS</td>
<td></td>
</tr>
<tr>
<td></td>
<td>O.Leak-Inherent</td>
<td></td>
</tr>
<tr>
<td></td>
<td>O.Phys-Probing</td>
<td></td>
</tr>
<tr>
<td></td>
<td>O.Malfunction</td>
<td></td>
</tr>
<tr>
<td></td>
<td>O.Phys-Manipulation</td>
<td></td>
</tr>
<tr>
<td></td>
<td>O.Leak-Forced</td>
<td></td>
</tr>
</tbody>
</table>
Assumption/Policy | Security Objective | Note
--- | --- | ---
P.Add-Func | O.AES |  
O.DES3 |  
O.RSA |  
O.RSA_PubKey |  
O.RSA_KeyGen |  
O.ECC |  
O.ECC_DHKE |  
O.ECC_KeyGen |  
O.SHA |  
O.RND |  
O.REUSE |  
O.MEM_ACCESS |  
O.Leak-Inherent |  
O.Phys-Probing |  
O.Malfunction |  
O.Phys-Manipulation |  
O.Leak-Forced |  
A.Key-Function | OE.Plat-Appl | (Phase 1)  
OE.Resp-Appl |  
A.Check-Init | OE.Check-Init | (Phase 1) and (Phase 4 – 6)  
A.RSA-Key-Gen | OE.RSA-Key-Gen |  

P.Add-Components

Since the objectives O.HW_DES3, O.MF_FW, O.MEM_ACCESS and O.SFR_ACCESS require the TOE to implement exactly the same specific security functionality as required by P.Add-Components, the organisational security policy is covered by these security objectives. Additionally, the security objectives O.Leak-Inherent, O.Phys-Probing, O.Malfunction, O.Phys-Manipulation and O.Leak-Forced define how to implement the specific security functionality required by P.Add-Components and therefore support P.Add-Components. These security objectives are also valid for the additional specific security functionality since they must also avert the related threats for the components added to the organisational security policy.

P.Add-Func

Since the objectives O.AES, O.DES3, O.RSA, O.RSA_PubKey, O.RSA_KeyGen, O.ECC, O.ECC_DHKE, O.ECC_KeyGen, O.SHA, O.RND, O.REUSE and O.MEM_ACCESS require the TOE to implement exactly the same specific security functionality as required by P.Add-Func, the organisational security policy P.Add-Func is covered by the security objectives. Additionally, the security objectives O.Leak-Inherent, O.Phys-Probing, O.Malfunction, O.Phys-Manipulation and O.Leak-Forced define how to implement the specific security functionality required by P.Add-Func and therefore support P.Add-Func. These security objectives are also valid for the additional specific security functionality since they must also avert the related threats for the components added to the organisational security policy.

A.Key-Function

- Compared to [9] a clarification has been made for the security objective “Usage of Hardware Platform (OE.Plat-Appl)”: If required the Smartcard Embedded Software shall use the cryptographic services of the TOE and their interfaces as specified. In addition, the Smartcard Embedded Software (i) must implement operations on keys
(if any) in such a manner that they do not disclose information about confidential data and (ii) must configure the memory management in a way that different applications are sufficiently separated. If the Smartcard Embedded Software uses random numbers provided by the security functionality F.RNG these random numbers must be tested as appropriate for the intended purpose. This addition ensures that the assumption A.Key-Function is still covered by the objective OE.Plat-Appl although additional functions are being supported according to P.Add-Components.

- Compared to [9] a clarification has been made for the security objective “Treatment of User Data (OE.Resp-Appl)”: By definition cipher or plain text data and cryptographic keys are User Data. So, the Smartcard Embedded Software will protect such data if required and use keys and functions appropriately in order to ensure the strength of cryptographic operation. Quality and confidentiality must be maintained for keys that are imported and/or derived from other keys. This implies that appropriate key management has to be realised in the environment. In addition the treatment of User Data comprises the implementation of a multi-application operating system that does not disclose security relevant User Data of one application to another one. These measures make sure that the assumption A.Key-Function is still covered by the security objective OE.Resp-Appl although additional functions are being supported according to P.Add-Components.

**A.Check-Init**

Since OE.Check-Init requires the Smartcard Embedded Software developer to implement a function assumed in A.Check-Init, the assumption is covered by the security objective. The justification of the additional policy and the additional assumptions show that they do not contradict with the rationale already given in the Protection Profile for the assumptions, policy and threats defined there.

**A.RSA-Key-Gen**

Since OE.RSA-Key-Gen requires the insecure mode of the RSA Key Generation to be executed in a secure environment, where side-channel attacks are not possible, the assumption is covered by this objective.

### 6.2 Security Requirements Rationale

#### 6.2.1 Rationale for the security functional requirements

Section 7.2 of the Protection Profile [9] provides a rationale for the mapping between security functional requirements and security objectives defined in the Protection Profile. The mapping is reproduced in the following table.

<table>
<thead>
<tr>
<th>Objective</th>
<th>TOE Security Functional Requirements</th>
</tr>
</thead>
<tbody>
<tr>
<td>O.Leak-Inherent</td>
<td>FDP _ITT.1 “Basic internal transfer protection”</td>
</tr>
<tr>
<td></td>
<td>FPT _ITT.1 “Basic internal TSF data transfer protection”</td>
</tr>
<tr>
<td></td>
<td>FDP _IFC.1 “Subset information flow control”</td>
</tr>
<tr>
<td>O.Phys-Probing</td>
<td>FPT _PHP.3 “Resistance to physical attack”</td>
</tr>
<tr>
<td>O.Malfunction</td>
<td>FRU _FLT.2 “Limited fault tolerance”</td>
</tr>
<tr>
<td></td>
<td>FPT _FLS.1 “Failure with preservation of secure state”</td>
</tr>
<tr>
<td>O.Phys-Manipulation</td>
<td>FPT _PHP.3 “Resistance to physical attack”</td>
</tr>
</tbody>
</table>
**Objective** | **TOE Security Functional Requirements**
---|---
O.Leak-Forced | All requirements listed for O.Leak-Inherent  
FDP_ITT.1, FPT_ITT.1, FDP_IFC.1  
plus those listed for O.Malfunction and O.Phys-Manipulation  
FRU_FLT.2, FPT_FLS.1, FPT_PHP.3

O.Abuse-Func | FMT_LIM.1 “Limited capabilities”  
FMT_LIM.2 “Limited availability”  
plus those for O.Leak-Inherent, O.Phys-Probing, O.Malfunction, O.Phys-Manipulation, O.Leak-Forced  
FDP_ITT.1, FPT_ITT.1, FDP_IFC.1, FPT_PHP.3, FRU_FLT.2, FPT_FLS.1

O.Identification | FAU_SAS.1  
“Audit storage”

O.RND | FCS_RNG.1 “Quality metric for random numbers” for the hardware RNG  
plus those for O.Leak-Inherent, O.Phys-Probing, O.Malfunction, O.Phys-Manipulation, O.Leak-Forced  
FDP_ITT.1, FPT_ITT.1, FDP_IFC.1, FPT_PHP.3, FRU_FLT.2, FPT_FLS.1  
plus: see Note 13 below (for aspects concerning the software RNG)

**Note 13.** O.RND has been extended if compared to the PP [9] to include also a software RNG (see also Note 3). The rationale given in the PP only covers the part of O.RND dealing with the hardware RNG. For O.RND additional functionality (software RNG) and additional requirements (FCS_RNG.1[DET]) have been added. The explanation following Table 16 describes this in more detail.

The Hardware Security Target [10] lists a number of security objectives and SFRs that are additional to the Security Objectives and SFRs in the Protection Profile. These are listed in the following table.

**Table 15. Mapping of SFRs to Security Objectives in the Hardware ST**

<table>
<thead>
<tr>
<th>Objectives</th>
<th>TOE Security Functional Requirements</th>
</tr>
</thead>
<tbody>
<tr>
<td>O.HW_DES3</td>
<td>FCS_COP.1[DES]</td>
</tr>
<tr>
<td>O.HW_AES</td>
<td>FCS_COP.1[AES]</td>
</tr>
</tbody>
</table>
| O.MF_FW | FDP_ACC.1[MEM]  
FDP_ACF.1[MEM]  
FMT_MSA.3[MEM] |
| O.MEM_ACCESS | FDP_ACC.1[MEM]  
FDP_ACF.1[MEM]  
FMT_MSA.3[MEM]  
FMT_MSA.1[MEM]  
FMT_MSA.1[SFR]  
FMT_SMF.1 |
| O.SFR_ACCESS | FDP_ACC.1[SFR]  
FDP_ACF.1[SFR]  
FMT_MSA.3[SFR] |
Objectives | TOE Security Functional Requirements
--- | ---
FMT_MSA.1[SFR] | 
FMT_SMF.1 | 

OE.Check-Init | Not applicable

The rationales for the mappings in Table 15 may be found in the Hardware ST [10].

Finally, this ST lists a number of security objectives and SFRs additional to both the PP and the Hardware ST. These are listed in the following table.

**Table 16. Mapping of SFRs to Security Objectives in this ST**

<table>
<thead>
<tr>
<th>Objectives</th>
<th>TOE Security Functional Requirements</th>
</tr>
</thead>
<tbody>
<tr>
<td>O.AES</td>
<td>FCS_COP.1[SW-AES]</td>
</tr>
<tr>
<td></td>
<td>FDP_IFC.1</td>
</tr>
<tr>
<td></td>
<td>FDP_ITT.1</td>
</tr>
<tr>
<td></td>
<td>FPT_ITT.1</td>
</tr>
<tr>
<td></td>
<td>FPT_FLS.1</td>
</tr>
<tr>
<td></td>
<td>FRU_FLT.2</td>
</tr>
<tr>
<td>O.DES3</td>
<td>FCS_COP.1[SW-DES]</td>
</tr>
<tr>
<td></td>
<td>FDP_IFC.1</td>
</tr>
<tr>
<td></td>
<td>FDP_ITT.1</td>
</tr>
<tr>
<td></td>
<td>FPT_ITT.1</td>
</tr>
<tr>
<td></td>
<td>FPT_FLS.1</td>
</tr>
<tr>
<td></td>
<td>FRU_FLT.2</td>
</tr>
<tr>
<td>O.RSA</td>
<td>FCS_COP.1[RSA_encrypt]</td>
</tr>
<tr>
<td></td>
<td>FCS_COP.1[RSA_sign]</td>
</tr>
<tr>
<td></td>
<td>FDP_IFC.1</td>
</tr>
<tr>
<td></td>
<td>FDP_ITT.1</td>
</tr>
<tr>
<td></td>
<td>FPT_ITT.1</td>
</tr>
<tr>
<td></td>
<td>FPT_FLS.1</td>
</tr>
<tr>
<td></td>
<td>FRU_FLT.2</td>
</tr>
<tr>
<td>O.RSA_PubKey</td>
<td>FCS_COP.1[RSA_public]</td>
</tr>
<tr>
<td></td>
<td>FDP_IFC.1</td>
</tr>
<tr>
<td></td>
<td>FDP_ITT.1</td>
</tr>
<tr>
<td></td>
<td>FPT_ITT.1</td>
</tr>
<tr>
<td></td>
<td>FPT_FLS.1</td>
</tr>
<tr>
<td></td>
<td>FRU_FLT.2</td>
</tr>
<tr>
<td>O.RSA_KeyGen</td>
<td>FCS_CKM.1[RSA]</td>
</tr>
<tr>
<td></td>
<td>FDP_IFC.1</td>
</tr>
<tr>
<td></td>
<td>FDP_ITT.1</td>
</tr>
<tr>
<td></td>
<td>FPT_ITT.1</td>
</tr>
<tr>
<td></td>
<td>FPT_FLS.1</td>
</tr>
<tr>
<td></td>
<td>FRU_FLT.2</td>
</tr>
<tr>
<td>O.ECC</td>
<td>FCS_COP.1[ECC_GF_p]</td>
</tr>
<tr>
<td></td>
<td>FCS_COP.1[ECC_ADD]</td>
</tr>
<tr>
<td></td>
<td>FDP_IFC.1</td>
</tr>
<tr>
<td></td>
<td>FDP_ITT.1</td>
</tr>
<tr>
<td></td>
<td>FPT_ITT.1</td>
</tr>
<tr>
<td></td>
<td>FPT_FLS.1</td>
</tr>
<tr>
<td></td>
<td>FRU_FLT.2</td>
</tr>
<tr>
<td>Objectives</td>
<td>TOE Security Functional Requirements</td>
</tr>
<tr>
<td>------------</td>
<td>--------------------------------------</td>
</tr>
<tr>
<td>O.ECC_DHKE</td>
<td>FCS_COP.1[ECC_DHKE] FDP_IFC.1 FDP_ITT.1 FPT_ITT.1 FPT_FLS.1 FRU_FLT.2</td>
</tr>
<tr>
<td>O.ECC_KeyGen</td>
<td>FCS_CKM.1[ECC_GF_p] FDP_IFC.1 FDP_ITT.1 FPT_ITT.1 FPT_FLS.1 FRU_FLT.2</td>
</tr>
<tr>
<td>O.SHA</td>
<td>FCS_COP.1[SHA] FDP_IFC.1 FDP_ITT.1 FPT_ITT.1 FPT_FLS.1 FRU_FLT.2</td>
</tr>
<tr>
<td>O.REUSE</td>
<td>FDP_RIP.1 FCS_CKM.4</td>
</tr>
<tr>
<td>O.RND</td>
<td>FCS_RNG.1[DET] plus those for O.Leak-Inherent, O.Phys-Probing, O.Malfunction, O.Phys-Manipulation and O.Leak-Forced: FDP_ITT.1 FPT_ITT.1 FDP_IFC.1 FPT_PHP.3 FRU_FLT.2 FPT_FLS.1</td>
</tr>
<tr>
<td>OE.Plat-Appl</td>
<td>Not applicable</td>
</tr>
<tr>
<td>OE.Resp-Appl</td>
<td>Not applicable</td>
</tr>
<tr>
<td>OE-Process-Sec-IC</td>
<td>Not applicable</td>
</tr>
</tbody>
</table>
The justification of the security objectives O.AES, O.DES3, O.RSA, O.RSA_PubKey, O.RSA_KeyGen, O.ECC, O.ECC_DHKE, O.ECC_KeyGen and O.SHA are all as follows:

- Each objective is directly implemented by a single SFR specifying the cryptographic service that the objective wishes to achieve (see the above table for the mapping).
- In addition, some requirements that originally were taken from the Protection Profile [9] and thus were also part of the Security Target of the hardware (chip) evaluation support the objective:
  - FRU_FLT.2 supports the objective by ensuring that the TOE works correctly (i.e., all of the TOE’s capabilities are ensured) within the specified operating conditions.
  - If the TOE is used outside these specified operating conditions, FPT_FLS.1 ensures that the TSF preserve a secure state, thereby preventing attacks. According to item (ii) of FPT_FLS.1, a secure state is also entered when DFA attacks are detected.
  - FDP_ITT.1 (for the User Data) and FPT_ITT.1 (for the TSF Data) ensure that no User Data (plain text data, keys) or TSF Data are disclosed when they are transmitted between different functional units of the TOE (i.e., the different memories, the CPU, cryptographic co-processors), thereby supporting the objective in keeping confidential data secret.
  - Finally, FDP_IFC.1 also supports this aspect (confidentiality of User Data and TSF Data) by ensuring that User Data and TSF Data are not accessible from the TOE except when the Smartcard Embedded Software decides to communicate them via an external interface.

The justification of the security objective O.REUSE is as follows:

- O.REUSE requires the TOE to provide procedural measures to prevent disclosure of memory contents that was used by the TOE. This applies to the Crypto Library on SmartMX and is met by the SFR FDP_RIP.1 and FCS_CKM.4, which requires the library to make unavailable all memory contents that has been used by it. Note, that the requirement for residual information protection applies to all functionality of the Cryptographic Library.

The justification of the security objective O.RND is as follows:

- O.RND requires the TOE to generate random numbers with (a) ensured cryptographic quality (i.e. not predictable and with sufficient entropy) such that (b) information about the generated random numbers is not available to an attacker. (a) Ensured cryptographic quality (sufficient entropy part) of generated random numbers is met by FCS_RNG.1.1[DET] through the characteristic ‘deterministic’ and the random number generator meeting ANSI X9.17 (FCS_RNG.1.2[DET]). Ensured cryptographic quality (not predictable part) of generated random numbers is met by FCS_RNG.1[DET] through the characteristic ‘chi-squared test of the seed generator’ and FCS_RNG.1 from the certified hardware platform. (b) Information about the generated random numbers is not available to an attacker is met through the security functional requirements (), which prevent physical manipulation and malfunction of the TOE and support this objective because they prevent attackers from manipulating or otherwise affecting the random number generator.
6.2.2 Extended requirements
This Security Target does not define any extended requirements. The PP [9] contains extended functional requirements, that are explained in the rationale of the PP (see [9], section 5).

6.2.3 Dependencies of security requirements
The dependencies of all security requirements are met.

6.2.4 Rationale for the Assurance Requirements
The selection of assurance components is generally based on EAL5 and the underlying Protection Profile [9]. The Security Target uses EAL5 and the same augmentations as the PP.

EAL5 was chosen to provide an even stronger baseline of assurance than the EAL4 in the Protection Profile. The rationale for the augmentations over and above EAL5 is the same as in the PP.

6.3 Conformance Claim Rationale
According to chapter CC Conformance and Evaluation Assurance Level this Security Target claims conformance to the Protection Profile [9].

As shown in 1.4 the composed TOE consists of hardware (Secure Smart Card Controller IC) and software (Dedicated Test and Support Software). This is identical to the TOE as defined in [9] and therefore the TOE type is consistent.
7. Annexes

7.1 Further Information contained in the PP

The Annex of the Protection Profile ([9], chapter 7) provides further information. Section 7.1 of the PP describes the development and production process of smartcards, containing a detailed life-cycle description and a description of the assets of the Integrated Circuits Designer/Manufacturer. Section 7.2 of the PP is concerned with security aspects of the Smartcard Embedded Software (further information regarding A.Resp-Appl and examples of specific Functional Requirements for the Smartcard Embedded Software). Section 8.3 of the PP gives examples of Attack Scenarios.

7.2 Glossary and Vocabulary

Note: To ease understanding of the used terms the glossary of the Protection Profile [9] is included here.

- **Application Data**: All data managed by the Security IC Embedded Software in the application context. Application data comprise all data in the final Security IC.
- **Boot Mode**: CPU mode of the TOE dedicated to the start-up of the TOE after every reset. This mode is not accessible for the Smartcard Embedded Software.
- **Composite Product Integrator**: Role installing or finalising the IC Embedded Software and the applications on platform transforming the TOE into the unpersonalised Composite Product after TOE delivery. The TOE Manufacturer may implement IC Embedded Software delivered by the Security IC Embedded Software Developer before TOE delivery (e.g. if the IC Embedded Software is implemented in ROM or is stored in the non-volatile memory as service provided by the IC Manufacturer or IC Packaging Manufacturer).
- **Composite Product Manufacturer**: The Composite Product Manufacturer has the following roles (i) the Security IC Embedded Software Developer (Phase 1), (ii) the Composite Product Integrator (Phase 5) and (iii) the Personaliser (Phase 6). If the TOE is delivered after Phase 3 in form of wafers or sawn wafers (dice) he has the role of the IC Packaging Manufacturer (Phase 4) in addition. The customer of the TOE Manufacturer who receives the TOE during TOE Delivery. The Composite Product Manufacturer includes the Security IC Embedded Software developer and all roles after TOE Delivery up to Phase 6 (refer to Figure 2 on page 10 and Section 7.1.1).
- **CPU mode**: Mode in which the CPU operates. The TOE supports five modes, the Boot Mode, Test Mode, Mifare Mode, System Mode and User Mode.
- **End-consumer**: User of the Composite Product in Phase 7.
- **Exceptions interrupts**: Non-maskable interrupt of program execution starting from fixed (depending on exception source)
addressees and enabling the System Mode. The source of exceptions are: hardware breakpoints, single fault injection detection, illegal instructions, stack overflow, unauthorised system calls, User Mode execution of RETI instruction and.

**FabKey Area**
A memory area in the EEPROM that contains data that is programmed during testing by the IC Manufacturer. The amount of data and the type of information can be selected by the customer.

**IC Dedicated Software**
IC proprietary software embedded in a Security IC (also known as IC firmware) and developed by the IC Developer. Such software is required for testing purpose (IC Dedicated Test Software) but may provide additional services to facilitate usage of the hardware and/or to provide additional services (IC Dedicated Support Software).

**IC Dedicated Test Software**
That part of the IC Dedicated Software (refer to above) which is used to test the TOE before TOE Delivery but which does not provide any functionality thereafter.

**IC Dedicated Support Software**
That part of the IC Dedicated Software (refer to above) which provides functions after TOE Delivery. The usage of parts of the IC Dedicated Software might be restricted to certain phases.

**Initialisation Data**
Initialisation Data defined by the TOE Manufacturer to identify the TOE and to keep track of the Security IC's production and further life-cycle phases are considered as belonging to the TSF data. These data are for instance used for traceability and for TOE identification (identification data).

**Integrated Circuit (IC)**
Electronic component(s) designed to perform processing and/or memory functions.

**Memory**
The memory comprises of the RAM, ROM and the EEPROM of the TOE.

**Memory Management Unit**
The MMU maps the virtual addresses used by the CPU into the physical addresses of the RAM, ROM and EEPROM. The mapping is determined by (a) the memory partition and (b) the memory segments in User Mode. Up to 64 memory segments are supported for the User Mode, whereas the memory partition is fixed. Each segment can be individually (i) positioned and sized (ii) enabled or disabled, (iii) controlled by access permissions for read, write and execute and (iv) assigns access rights for "Special Function Registers related to hardware components" for code executed in User Mode from this segment.

**Memory Segment**
Address spaces provided by the Memory Management Unit based on its configuration (the MMU segment table). The memory segments define which memory areas are accessible for code running in User Mode. They are located in RAM, ROM and EEPROM.
MIFARE Contact-less smart card interface standard, complying with ISO14443A.

Mifare Mode CPU mode of the TOE dedicated for the execution of IC Dedicated Support Software, i.e. the MIFARE Operating System. This mode is not accessible for the Smartcard Embedded Software.

MMU segment table This structure defines the segments that the Memory Management Unit will used for code running in User Mode. The structure can be located anywhere in the available memory for System Mode code. It also contains access rights for “Special Function Registers related to hardware components” for User Mode code.

Pre-personalisation Data Any data supplied by the Card Manufacturer that is injected into the non-volatile memory by the Integrated Circuits manufacturer (Phase 3). These data are for instance used for traceability and/or to secure shipment between phases.

Security IC (as used in this Protection Profile) Composition of the TOE, the Security IC Embedded Software, User Data and the package (the Security IC carrier).

Security IC Embedded Software Software embedded in a Security IC and normally not being developed by the IC Designer. The Security IC Embedded Software is designed in Phase 1 and embedded into the Security IC in Phase 3 or in later phases of the Security IC product life-cycle. Some part of that software may actually implement a Security IC application others may provide standard services. Nevertheless, this distinction doesn’t matter here so that the Security IC Embedded Software can be considered as being application dependent whereas the IC Dedicated Software is definitely not.

Security IC Product Composite product which includes the Security Integrated Circuit (i.e. the TOE) and the Embedded Software and is evaluated as composite target of evaluation in the sense of the Supporting Document

Special Function Registers Registers used to access and configure the functions for the communication with an external interface device, the cryptographic co-processor for Triple-DES, the FameXE co-processor for basic arithmetic functions to perform asymmetric cryptographic algorithms, the random numbers generator and chip configuration.

Security Row Top-most 128 bytes of the EEPROM memory reserved for configuration purposes as well as dedicated memory area for the Smartcard Embedded Software to store life-cycle information about the TOE.

Super System Mode This mode represents either the Boot Mode, Test Mode or Mifare Mode.

System Mode The System Mode has unlimited access to the hardware resources (with respect to the memory
partition). The Memory Management Unit can be configured in this mode.

**Test Features**

All features and functions (implemented by the IC Dedicated Test Software and/or hardware) which are designed to be used before TOE Delivery only and delivered as part of the TOE.

**Test Mode**

CPU mode for configuration of the TOE executing the IC Dedicated Test Software. The Test Mode is permanently and irreversible disabled after production testing. In the Test Mode specific Special Function Registers are accessible for test purposes.

**TOE Delivery**

The period when the TOE is delivered which is (refer to Figure 2 on page 10) either (i) after Phase 3 (or before Phase 4) if the TOE is delivered in form of wafers or sawn wafers (dice) or (ii) after Phase 4 (or before Phase 5) if the TOE is delivered in form of packaged products.

**TOE Manufacturer**

The TOE Manufacturer must ensure that all requirements for the TOE (as defined in Section 1.2.2) and its development and production environment are fulfilled (refer to Figure 2 on page 10). The TOE Manufacturer has the following roles: (i) IC Developer (Phase 2) and (ii) IC Manufacturer (Phase 3). If the TOE is delivered after Phase 4 in form of packaged products, he has the role of the (iii) IC Packaging Manufacturer (Phase 4) in addition.

**TSF data**

Data created by and for the TOE, that might affect the operation of the TOE. This includes information about the TOE’s configuration, if any is coded in non-volatile non-programmable memories (ROM), in specific circuitry, in non-volatile programmable memories (for instance E2PROM) or a combination thereof.

**User Mode**

The User Mode has access to the memories under control of the Memory Management Unit. The access to the Special Function Registers is limited.

**User Data**

All data managed by the Smartcard Embedded Software in the application context. User data comprise all data in the final Smartcard IC except the TSF data.
8. Bibliography

8.1 CC + CEM


8.2 AIS


8.3 Hardware-related documents


[10] NXP Semiconductors Documentation: Security Target Lite – NXP Secure Smart Card Controllers P5CD016/021/041/051 and P5Cx081 V1A/ V1A(s)


[12] NXP Semiconductors Data Sheet P5CD016/021/041/051 and P5Cx081 family; Secure dual interface and contact PKI smart card controller

8.4 Documents related to the crypto library


8.5 Standards and text books


9. Legal information

9.1 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

9.2 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors’ aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of a NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer’s own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on a weakness or default in the customer application/use or the application/use of customer’s third party customer(s) (hereinafter both referred to as “Application”). It is customer’s sole responsibility to check whether the NXP Semiconductors product is suitable and fit for the Application planned. Customer has to do all necessary testing for the Application in order to avoid a default of the Application and the product. NXP Semiconductors does not accept any liability in this respect.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

9.3 Licenses

ICs with DPA Countermeasures functionality

NXP ICs containing functionality implementing countermeasures to Differential Power Analysis and Simple Power Analysis are produced and sold under applicable license from Cryptography Research, Inc.

9.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are property of their respective owners.
10. Contents

1. ST Introduction ........................................... 4
2. Security Problem Definition ............................... 11
3. Security Objectives ........................................... 14
4. Security Requirements ........................................... 17
5. TOE Summary Specification ................................... 30
6. Rationale ..................................................... 37
7. Annexes ....................................................... 45
8. Bibliography ................................................... 49
9. Legal information ............................................. 52
10. Contents ..................................................... 53

5.1.8 F.RSA_KeyGen ............................................. 33
5.1.9 F.ECC_GF_p_KeyGen ..................................... 33
5.1.10 F.SHA ...................................................... 34
5.1.11 F.RNG_Access ........................................... 34
5.1.12 F.Object_Reuse .......................................... 34
5.1.13 F.LOG ...................................................... 34

For sales office addresses, email to: salesaddresses@nxp.com
For more information, please visit: http://www.nxp.com

© NXP B.V. 2014. All rights reserved.

Date of release: 27 May 2014