THN31-EAL5A-ST-Lite



THN31 Secure Element version 1.0

Security Target Lite


Version 1.0

Beijing Tsingteng MicroSystem Co., Ltd. 2023 - 09



Revision History


No.	Version	Date	Change	By
1	1.0	Sep. 2023	Create	SUN Nan



Version : V 1.0 Page : 3 of 29

Contents

1. ST	Introduction	5
1.1.	ST and TOE reference	5
1.2.	TOE overview	5
1.2	2.1. TOE	5
1.2	2.2. non-TOE	6
1.3.	TOE description	6
1.3	3.1. Physical architecture	6
1.3	3.2. Logical Scope	7
1.3	3.3. TOE components	9
1.4.	Life cycle and delivery	9
2. Co	onformance claim	. 11
2.1.	CC Conformance	11
2.2.	PP Claim	. 11
2.3.	Package claim	11
2.4.	Conformance claim rationale	11
3. Se	curity problem definition	. 13
3.1.	Description of Assets	. 13
3.2.	Threats	13
3.3.	Organisational security policies	13
3.4.	Assumptions	. 14
4. Se	curity objectives	. 15
4.1.	Security objectives for the TOE	. 15
4.2.	Security objectives for the security IC embedded software	. 15
4.3.	Security objectives for the operational environment	. 16
4.4.	Security objectives rationale	. 16
5. Ex	tended Components Definitions	. 18
6. Se	curity requirements	. 19
6.1.	Definitions	. 19
6.2.	Security Functional Requirements (SFR)	. 19
6.2	2.1. SFRs derived from the Security IC Platform Protection Profile	. 19
6.2	2.2. SFRs regarding cryptographic functionality	22
6.3.	Security Assurance Requirements (SAR)	23
6.4.	Security requirements rationale	24



6.	.4.1.	Security Functional Requirements (SFR)	24
6.	.4.2.	Dependencies of the SFRs	25
6.	.4.3.	Security Assurance Requirements (SAR)	26
7. T	'OE su	Immary specification	27
7.1.	Mal	lfunction	27
7.2.	Lea	ıkage	27
7.3.	Phy	vsical manipulation and probing	27
7.4.	Abı	use of functionality and Identification	28
7.5.	Ran	ndom numbers	28
7.6.	Cry	ptographic functionality	28
8.Refe	erences	s	29

1. ST Introduction

This Security Target (ST) is built upon the Security IC Platform Protection Profile with Augmentation Packages [1], registered and Certified by Das Bundesamt für Sicherheit in der Informationstechnik (BSI) under the reference BSI-CC-PP-0084-2014.

This chapter presents the ST reference, the reference for the Target of Evaluation (TOE), a TOE overview description and a description of the logical and physical scope of the TOE.

1.1. ST and TOE reference

Table 1 Description of ST reference and TOE reference

ST reference:	THN31 Secure Element version 1.0 Security Target Lite, version 1.0, Sep.2023.	
TOE reference:	THN31 Secure Element version 1.0	
Notes		


Note:

THN31 Secure Element version 1.0 also include Crypto Library version 2.1.0, Crypto SU library version 2.11 and Boot code v1.0.

1.2. TOE overview

1.2.1. TOE

The THN31 secure element combines an embedded near-field-communication (NFC) controller on a single die. The THN31 secure element is in the scope of the TOE while the NFC controller is out of scope of the TOE.




The TOE is a secure element with two crypto libraries suitable for instance to support embedded SE, embedded SIM applications, etc.

The TOE consists of hardware and IC dedicated software. The hardware is based on a 32-bit secure CPU with ROM (Non-Volatile Read-Only Memory), NVM (Non-volatile Programmable Memory) and RAM (Volatile Memory). The hardware of the TOE also incorporates communication peripherals and cryptographic coprocessors for execution and acceleration of symmetric and asymmetric cryptographic algorithms. The IC dedicated software consists of boot code and two libraries of cryptographic services.

The TOE supports the following communication interfaces:

- ISO/IEC 7816 contact interface.
- Single-wire protocol (SWP) interface



- SPI interface
- I2C interface

The TOE has been designed to provide a platform for Security IC Embedded Software which ensures that the critical user data of the Composite TOE are stored and processed in a secure way. To this end the TOE has the following security features:

- Hardware coprocessor for TDES
- True Random Number Generator
- Hardware for RSA-CRT support
- Protection against power analysis,
- Protection against physical attacks,
- Protection against perturbation attacks,
- Software library with cryptographic services for TDES, RSA-CRT and TRNG.

1.2.2. non-TOE

The THN31 NFC controller is out of the scope of TOE.

The TOE is delivered to a composite product manufacturer. The security IC embedded software is developed by the composite product manufacturer. The security IC embedded software is not part of the TOE.


The Deterministic Random Number Generator hardware component is used internally by the TOE. However, the service provided to the user is not under the scope of the evaluation.

1.3. TOE description

This section presents the physical and logical scope of the TOE.

1.3.1. Physical architecture

The main functional blocks of the TOE hardware are depicted below.



Version : V 1.0 Page : 7 of 29



Figure 1 The block diagram of the TOE hardware

The hardware of the TOE has the following components:

Confidential level: Public

- 32-bit secure CPU
- NVM
- ROM
- RAM
- AHBMMU
- Interfaces I/O
 - SWP interface
 - ISO/IEC 7816 contact interface
 - SPI interface
 - I2C interface
- True Random Number Generator
- Block Cryptography Engine for TDES supporting
- Public-Key Engine for RSA-CRT supporting
- System control circuitry
- Test circuitry
- Timers
- Security Circuitry
- Sensors
 - o Voltage sensor
 - Glitch sensor
 - Frequency sensor
 - Temperature sensor
 - Light sensor
- Power Management Circuitry
- Clock circuitry
- Reset circuitry

The AHBMMU is a bus component which also provides user controllable bus masking.

1.3.2. Logical Scope

The TOE distinguishes three modes:

- 1. Boot mode
- 2. Test mode
- 3. Normal mode

Boot mode is the initial mode after the chip is powered up. This mode is not available to the Security IC embedded software. It can either switch to test mode under the purpose of testing or initialization, or switch to normal mode.

Test mode is also not available for the Security IC embedded software. It is utilized to perform the TOE testing before the TOE is delivered to the end user. Test mode is strictly protected by a combination of hardware and software security features.



Normal mode is utilized for the end user, Security IC embedded software can be executed under this mode. Normal mode cannot switch back to boot mode and test mode.

The TOE provides ROM for executing the boot code and Crypto Library code, NVM for Crypto SU library code, the other code and data access, and RAM for the temporary data access.

The Memory management unit is performed by the AHBMMU, and it also performs the access control of boot mode, test mode and normal mode.

There are four communication interfaces available, including SPI interface, ISO/IEC 7816 contact interface, SWP interface and I2C interface.

The TOE provides the system control functions to handle the reset, clock, interrupt signals, etc.

The TOE provides the test circuitry to perform the TOE testing under the test mode.

The TOE provides the timers for the security IC embedded software to abort irregular executions of the program.

The TOE provides power management functionality under boot mode, test mode, and normal mode, also contact and contactless interfaces.

The TOE provides strong security functionalities against malfunction, including the environmental sensors to monitor if environmental conditions are within the specified range, the abnormality check of TRNG to verify the quality of the generated random data, also the integrity to monitor if the data is manipulated.

The TOE provides strong security functionalities against leakage, including memory encryption, bus masking and random OSC clock jitter which configures the oscillator frequency to a random value for each cycle.

The TOE provides strong security functionalities against physical manipulation and probing, including the dedicated shielding techniques, data integrity checks for verifying the integrity of the data, also the memory and bus encryption.

The TOE provides strong security functionalities against abuse of functionality and identification by the means of test access control mechanism. It is implemented by a combination with hardware fuse and software access control mechanism.

The TOE provides a true random number generator, which is accessible by the crypto library. The true random number generator is composed of entropy sources, self-test circuit and post-processing circuit. The self-test circuit includes the total failure test and online test. The total failure test is performed on the entropy source. The on line testing is performed on the raw random number sequence, aiming to prevent malfunctioning. The true random number also fulfils the AIS20/31 PTG.2 level.



Version : V 1.0 Page : 9 of 29

The TOE provides the following cryptographic services to the Security IC embedded software:

- TDES
- RSA-CRT

The TOE implements Triple-DES algorithm by means of a hardware co-processor and a software crypto library. It supports the Triple-DES algorithm with three 56-bit keys for 3-key Triple DES supporting ECB mode. The keys for the Triple-DES algorithms shall be provided by the security IC embedded software.

The TOE provides RSA-CRT algorithm according to the paper [10] to meet the security requirement FCS_COP.1[RSA-CRT]. The TSF implements the RSA-CRT algorithm with the modulus N size from 1900 bits to 4096 bits. The RSA-CRT algorithm is accessed by the crypto library.

1.3.3. TOE components

The TOE consists of the following components that are delivered to the composite product manufacturer:

Туре	Name	Version	Package	Format	Delivery method
Hardware	THN31	1.0	Module	Module	Courier delivery
Software	Crypto Library	2.1.0	Software library in ROM	Binary	Masked in ROM
	Crypto SU library	2.11	Software library in NVM	Binary	Pre-Install in NVM
	Boot code	1.0	Boot in ROM	Binary	Masked in ROM
	Header file	0.1	cryptolib.h	.h	Encrypted e-mail
Document	Operational guidance[6]	1.4	Document	.doc	Encrypted e-mail
	Preparatory guidance[7]	1.3	Document	.doc	Encrypted e-mail
	Security guidelines[11]	1.8	Document	.doc	Encrypted e-mail
	Cryptographic API[12]	1.6	Document	.doc	Encrypted e-mail

Table 2 List of TOE components

1.4. Life cycle and delivery


The end-consumer environment of the TOE is phase 7 of the Security IC product life-cycle as defined in the PP [1]. In this phase the TOE is in usage by the end-consumer. Its method of use now depends on the Security IC Embedded Software. Examples of use cases are eSIM or eSE.



Confidential level: Public

Version : V 1.0 Page : 10 of 29

The scope of the assurance components referring to the TOE's life cycle is limited to phases 2, 3 and 4. These phases are under the control of the TOE manufacturer. At the end of phase 4 the TOE components described in 1.3.3 are delivered to the Composite Manufacturer.



Version : V 1.0 Page : 11 of 29

2. Conformance claim

This chapter presents conformance claim and the conformance claim rationale.

2.1. CC Conformance

This Security Target and the TOE claim to be conformant to the Common Criteria version 3.1:

- Part 1 revision 5 [2].
- Part 2 revision 5 [3]
- Part 3 revision 5 [4]

For the evaluation will be used the methodology in Common Criteria Evaluation Methodology version 3.1 CEM revision 5 [5]

This Security Target and the TOE claim to be CC Part 2 extended and CC Part 3 conformant.

2.2. PP Claim

This Security Target claims **strict** conformance to the Security IC Platform Protection Profile with augmentation packages [1].

The TOE also provides additional functionality, which is not covered in the Security IC Platform Protection Profile with augmentation packages [1].

2.3. Package claim

This Security Target claims conformance to the assurance package **EAL5** augmented with AVA_VAN.5 and ALC_DVS.2. This assurance level is in line with the Security IC Platform Protection Profile [1].

2.4. Conformance claim rationale

The TOE is a Security IC equivalent to the TOE type defined in [1] as it is composed by:

- Processing unit (32-bit secure CPU)
- Security components (e.g. sensors)
- > I/O ports (ISO 7816, SWP, SPI and I2C interfaces)
- Volatile memory (e.g. RAM)
- Non-Volatile memory (e.g. NVM)
- Dedicated software (Crypto library)

The TOE provides additionally cryptographic functionalities which are not part of the claimed Security IC Platform Protection Profile [1]:


Organisational Security Policy P.Crypto-Service is defined to require TDES and RSA-CRT cryptographic functions



Confidential level: Public

Version : V 1.0 Page : 12 of 29

- Security Objectives O.TDES and O.RSA-CRT are included in the ST to meet P.Crypto-Service
- Security Functional Requirements FCS_COP.1[TDES] and FCS_COP.1[RSA-CRT] are included in the ST to meet O.TDES and O.RSA-CRT.



Version : V 1.0 Page : 13 of 29

3. Security problem definition

This chapter presents the threats, organisational security policies and assumptions for the TOE.

The Assets, Assumptions, Threats and Organisational Security Policies are completely taken from the Security IC Platform Protection Profile [1].

3.1. Description of Assets

Since this Security Target claims conformance to the Security IC Platform Protection Profile [1], the assets defined in section 3.1 of the Protection Profile are applied.

3.2. Threats

This Security Target claims conformance to the Security IC Platform Protection Profile [1]. The Threats that apply to this Security Target are defined in section 3.2 of the Protection Profile. The following table lists the threats of the Protection Profile.

Threat	Title
T.Leak-Inherent	Inherent Information Leakage
T.Phys-Probing	Physical Probing
T.Malfunction	Malfunction due to Environmental Stress
T.Phys-	Physical Manipulation
Manipulation	
T.Leak-Forced	Forced Information Leakage
T.Abuse-Func	Abuse of Functionality
T.RND	Deficiency of Random Numbers

Table 3 Threats defined in the Protection Profile


3.3. Organisational security policies

This Security Target claims conformance to the Security IC Platform Protection Profile [1]. The Organisational Security Policies that apply to this Security Target are defined in section 3.3 of the Protection Profile, they are:

P.Process-TOE Identification during TOE Development and Production

The following Organisational Security is the additional Organisational security policy defined by the TOE :

P.Crypto-Service Cryptographic services of the TOE



Version : V 1.0 Page : 14 of 29

The TOE provides secure hardware based cryptographic services for the IC Embedded Software.

3.4. Assumptions

This Security Target claims conformance to the Security IC Platform Protection Profile [1]. The assumptions claimed in this Security Target defined in section 3.4 of the Protection Profile. They are specified below.

 Table 4 Assumptions defined in the Protection Profile

Assumption	Title
A.Process-Sec-IC	Protection during Packaging, Finishing and
	Personalisation
A.Resp-Appl	Treatment of User Data of the Composite TOE

Version : V 1.0 Page : 15 of 29

4. Security objectives

This chapter provides the statement of security objectives and the security objective rationale. For this chapter the Security IC Platform Protection Profile [1] can be applied completely. Only a short overview is given in the following.

4.1. Security objectives for the TOE

All objectives described in the section 4.1 of the Security IC Platform Protection Profile [1] are claimed for the TOE, these are:

Security Objective	Title	
O.Phys-	Protection against Physical Manipulation	
Manipulation		
O.Phys-Probing	Protection against Physical Probing	
O.Malfunction	Protection against Malfunctions	
O.Leak-Inherent	Protection against Inherent Information Leakage	
O.Leak-Forced	Protection against Forced Information Leakage	
O.Abuse-Func	Protection against Abuse of Functionality	
O.Identification	TOE Identification	
O.RND	Random Numbers	

 Table 5 Security objectives for the TOE defined in the Protection Profile

In addition the TOE defines the following objectives:

O.TDES TDES functionality

The TOE shall provide secure cryptographic services implementing the TDES cryptographic algorithm for encryption and decryption.

O.RSA-CRT RSA-CRT functionality

The TOE shall provide secure cryptographic services implementing the RSA-CRT cryptographic algorithm for decryption.

4.2. Security objectives for the security IC embedded software

The security IC Embedded Software defines the operational use of the TOE. This section describes the security objective for the Security IC Embedded Software, which is taken from section 4.2 of the Security IC Platform Protection Profile [1].

 Table 6 Security Objectives for the security IC embedded software environment defined in the Protection Profile

Security Objective Title



OE.Resp-Appl Treatment of User Data of the composite TOE

4.3. Security objectives for the operational environment

This section describes the security objective for the operational environment, which is taken from section 4.3 of the Security IC Platform Protection Profile [1].

 Table 7 Security Objectives for the operational environment defined in the Protection Profile

Security Objective	Title	
OE.Process-Sec-IC	Protection during composite product	
	manufacturing	

4.4. Security objectives rationale

Section 4.4 in the Protection Profile provides a rationale how the assumptions, threats and organisational security policies are addressed by the objectives. The table below shows this relationship.

Assumption, Threat or	Security Objective
Organisational Security Policy	
A.Resp-Appl	OE.Resp-Appl
P.Process-TOE	O.Identification
A.Process-Sec-IC	OE.Process-Sec-IC
T.Leak-Inherent	O.Leak-Inherent
T.Phys-Probing	O.Phys-Probing
T.Malfunction	O.Malfunction
T.Phys-Manipulation	O.Phys-Manipulation
T.Leak-Forced	O.Leak-Forced
T.Abuse-Func	O.Abuse-Func
T.RND	O.RND

Table 8 Addressing of assumptions, threats and organisational security policies to objectives

For the justification of the above mapping please refer to the Protection Profile.

The table below shows how the additional organisational security policies are addressed by objectives for the TOE.


Table 9 Addressing of assumptions, threats and organisational security policies to additional objectives

Assumption, Threat or Organisational Security Policy	Security Objective
P.Crypto-Service	O.TDES O.RSA-CRT



Version : V 1.0 Page : 17 of 29

The objective O.TDES and O.RSA-CRT implements specific crypto services as required by P.Crypto-Service.




Version : V 1.0 Page : 18 of 29

5. Extended Components Definitions

This Security Target uses the extended security functional requirements defined in chapter 5 of the Security IC Platform Protection Profile [1].

This Security Target does not define extended components in addition to the Protection Profile.



6. Security requirements

This chapter presents the statement of security requirements for the TOE and the security requirements rationale. This chapter applies the Security IC Platform Protection Profile [1].

6.1. Definitions

In the next sections the following notation is used:

- The iteration operation is used when a component is claimed with varying operations, it is denoted by adding "[XXX]" to the component name.
- Refinement, selection or assignment operations are used to add details or assign specific values to components, they are indicated by italic text and explained in footnotes.

6.2. Security Functional Requirements (SFR)

To support a better understanding of the combination Security IC Platform Protection Profile vs. Security Target, the TOE Security Functional Requirements are presented in the following several different sections.


6.2.1. SFRs derived from the Security IC Platform Protection Profile

The table below lists the Security Functional Requirements that are directly taken from the Security IC Platform Protection Profile.

Security functional requirement	Title	
FRU_FLT.2	"Limited fault tolerance"	
FPT_FLS.1	"Failure with preservation of secure state"	
FMT_LIM.1	"Limited capabilities"	
FMT_LIM.2	"Limited availability"	
FAU_SAS.1	"Audit storage"	
FPT_PHP.3	"Resistance to physical attack"	
FDP_ITT.1	"Basic internal transfer protection"	
FDP_IFC.1	"Subset information flow control"	
FPT_ITT.1	"Basic internal TSF data transfer protection"	
FDP_SDC.1	"Stored data confidentiality"	
FDP_SDI.2	"Stored data integrity monitoring and action"	
FCS_RNG.1[PTG.2]	"Quality metric for random numbers"	

Table 10 List of Security Functional Requirements on the security IC platfo	rm Protection Profile
---	-----------------------

The SFRs FRU_FLT.2, FMT_LIM.1, FMT_LIM.2, FDP_ITT.1, FDP_IFC.1 and FPT_ITT.1 are copied directly from the IC Platform Protection Profile. All the assignments and selection operations are taken as defined in the protection profile.



The FAU_SAS.1, FDP_SDC.1, FDP_SDI.2 and FCS_RNG.1[PTG.2] are taken from the IC Platform Protection Profile. The open assignments and selection operations are instantiated in the following way:

- □ In FAU_SAS.1 the left open assignment is the type of persistent memory;
- □ In FDP SDC.1 the left open assignment is the memory area;
- □ In FDP_SDI.2 the left open assignments are the user data attributes and the action to be taken;
- □ In the FCS_RNG.1[PTG.2] the left open definition is the quality metric for the random numbers.

The following statements define these completed SFRs.

FAU_SAS.1	Audit storage
Hierarchical to:	No other components.
FAU_SAS.1.1	The TSF shall provide <i>the test process before TOE Delivery</i> ¹ with the capability to store <i>Initialisation Data</i> ² in the <i>OTP</i> (<i>One Time Programmable</i>) ³ .
Dependencies:	No dependencies.
FDP_SDC.1	Stored data confidentiality
Hierarchical to:	No other components.
FDP_SDC.1.1	The TSF shall ensure the confidentiality of the information of the user
	data while it is stored in the NVM, ROM and RAM^4 .
Dependencies:	No dependencies.
FDP_SDI.2	Stored data integrity monitoring and action
Hierarchical to:	FDP_SDI.1 Stored data integrity monitoring
FDP_SDI.2.1	The TSF shall monitor user data stored in containers controlled by the
	TSF for <i>integrity errors</i> ⁵ on all objects, based on the following attributes: <i>redundancy bits</i> ⁶ .
FDP_SDI.2.2	Upon detection of a data integrity error, the TSF shall reset ⁷ .
Dependencies:	No dependencies.

FCS_RNG.1 [PTG.2] Random number generation

Hierarchical to: No other components. FCS_RNG.1.1 [PTG.2] The TSF shall provide a *physical*⁸ random number generator that

¹ [assignment: list of subjects]

² [assignment: list of audit information]

³ [assignment: type of persistent memory]

⁴[assignment: memory area]

⁵[assignment: integrity errors]

⁶[assignment: user data attributes]

⁷ [assignment: action to be taken]

Implements:

Confidential level: Public

紫光青藤

	implements.
	A total failure test detects a total failure of entropy source
	immediately when the RNG has started. When a total failure is
	detected, no random numbers will be output.
	• If a total failure of the entropy source occurs while the RNG is
	being operated, the RNG prevents the output of any internal
	random number that depends on some raw random numbers that
	have been generated after the total failure of the entropy source ⁹ .
	• The online test shall detect non-tolerable statistical defects of the
	raw random number sequence (i) immediately when the RNG has
	started. And (ii) while the RNG is being operated. The TSF must
	not output any random numbers before the power-up online test has
	finished successfully or when a defect has been detected.
	• The online test procedure shall be effective to detect non-tolerable
	weakness of the random numbers soon.
	• The online test procedure checks the quality of the raw random
	number sequence. It is triggered applied upon specified internal
	events ¹⁰ . The online test is suitable for detecting non-tolerable
	statistical defects of the statistical properties of the raw random
	numbers within an acceptable period of time.
FCS_RNG.1.2[PT0	
FUS KINITI / PII	I.ZI THE FOF SHALL DIOVIDE OZ DIL TURUORI RIMMDET WOTUS – HIAL HEEL.
1.00_101011.21110	
105_10.0.1.2[110	• Test procedure A <i>and no other test suites</i> ¹² does not distinguish the
1.05_1010.1.2[110	 Test procedure A <i>and no other test suites</i>¹² does not distinguish the internal random numbers from output sequences of an ideal RNG.
1.05_10.00.1.2 [1 10	• Test procedure A <i>and no other test suites</i> ¹² does not distinguish the
1.05_1010.1.2[110	 Test procedure A <i>and no other test suites</i>¹² does not distinguish the internal random numbers from output sequences of an ideal RNG.
_	 Test procedure A <i>and no other test suites</i>¹² does not distinguish the internal random numbers from output sequences of an ideal RNG. The average Shannon entropy per internal random bit exceeds 0.997.
Dependencies:	 Test procedure A <i>and no other test suites</i>¹² does not distinguish the internal random numbers from output sequences of an ideal RNG. The average Shannon entropy per internal random bit exceeds
Dependencies:	 Test procedure A <i>and no other test suites</i>¹² does not distinguish the internal random numbers from output sequences of an ideal RNG. The average Shannon entropy per internal random bit exceeds 0.997. No dependencies.
Dependencies: FPT_FLS.1	 Test procedure A <i>and no other test suites</i>¹² does not distinguish the internal random numbers from output sequences of an ideal RNG. The average Shannon entropy per internal random bit exceeds 0.997. No dependencies. Failure with preservation of secure state
Dependencies: FPT_FLS.1 Hierarchical to:	 Test procedure A <i>and no other test suites</i>¹² does not distinguish the internal random numbers from output sequences of an ideal RNG. The average Shannon entropy per internal random bit exceeds 0.997. No dependencies. Failure with preservation of secure state No other components.
Dependencies: FPT_FLS.1 Hierarchical to: Dependencies:	 Test procedure A <i>and no other test suites</i>¹² does not distinguish the internal random numbers from output sequences of an ideal RNG. The average Shannon entropy per internal random bit exceeds 0.997. No dependencies. Failure with preservation of secure state No other components. No dependencies.
Dependencies: FPT_FLS.1 Hierarchical to:	 Test procedure A <i>and no other test suites</i>¹² does not distinguish the internal random numbers from output sequences of an ideal RNG. The average Shannon entropy per internal random bit exceeds 0.997. No dependencies. Failure with preservation of secure state No other components. No dependencies. The TSF shall preserve a secure state when the following types of
Dependencies: FPT_FLS.1 Hierarchical to: Dependencies:	 Test procedure A <i>and no other test suites</i>¹² does not distinguish the internal random numbers from output sequences of an ideal RNG. The average Shannon entropy per internal random bit exceeds 0.997. No dependencies. Failure with preservation of secure state No other components. No dependencies. The TSF shall preserve a secure state when the following types of failures occur: <i>exposure to operating conditions which may not be</i>
Dependencies: FPT_FLS.1 Hierarchical to: Dependencies:	 Test procedure A <i>and no other test suites</i>¹² does not distinguish the internal random numbers from output sequences of an ideal RNG. The average Shannon entropy per internal random bit exceeds 0.997. No dependencies. Failure with preservation of secure state No other components. No dependencies. The TSF shall preserve a secure state when the following types of failures occur: <i>exposure to operating conditions which may not be tolerated according to the requirement Limited fault tolerance</i>
Dependencies: FPT_FLS.1 Hierarchical to: Dependencies:	 Test procedure A <i>and no other test suites</i>¹² does not distinguish the internal random numbers from output sequences of an ideal RNG. The average Shannon entropy per internal random bit exceeds 0.997. No dependencies. Failure with preservation of secure state No other components. No dependencies. The TSF shall preserve a secure state when the following types of failures occur: <i>exposure to operating conditions which may not be</i>
Dependencies: FPT_FLS.1 Hierarchical to: Dependencies: FPT_FLS.1.1	 Test procedure A <i>and no other test suites</i>¹² does not distinguish the internal random numbers from output sequences of an ideal RNG. The average Shannon entropy per internal random bit exceeds 0.997. No dependencies. Failure with preservation of secure state No other components. No dependencies. The TSF shall preserve a secure state when the following types of failures occur: <i>exposure to operating conditions which may not be tolerated according to the requirement Limited fault tolerance (FRU_FLT.2) and where therefore a malfunction could occur¹³.</i>
Dependencies: FPT_FLS.1 Hierarchical to: Dependencies:	 Test procedure A <i>and no other test suites</i>¹² does not distinguish the internal random numbers from output sequences of an ideal RNG. The average Shannon entropy per internal random bit exceeds 0.997. No dependencies. Failure with preservation of secure state No other components. No dependencies. The TSF shall preserve a secure state when the following types of failures occur: <i>exposure to operating conditions which may not be tolerated according to the requirement Limited fault tolerance</i>

⁸ [selection: physical, non-physical true, deterministic, hybrid physical, hybrid deterministic]

⁹[selection: prevents the output of any internal random number that depends on some raw random numbers that have been generated after the total failure of the entropy source, generates the internal random numbers with a post-processing algorithm of class DRG.2 as long as its internal state entropy guarantees the claimed output entropy].

¹⁰[selection: externally, at regular intervals, continuously, applied upon specified internal events].

¹¹[selection: bits, octets of bits, numbers [assignment: format of the numbers]]

¹²[assignment: additional standard test suites]

¹³ [assignment: list of types of failures in the TSF]




Application note:	The occurred failures will cause the alarm signals to be triggered, which will result in a reset (secure state).
FPT_PHP.3	Resistance to physical attack
Hierarchical to:	No other components.
Dependencies:	No dependencies.
FPT_PHP.3.1	The TSF shall resist <i>physical manipulation and physical probing</i> ¹⁴ to the \underline{TSF}^{15} by responding automatically such that the SFRs are always enforced.
Refinement:	The TSF will implement appropriate mechanism to continuously counter physical manipulation and physical probing. Due to the nature of these attacks (especially manipulation) the TSF can by no means detect attacks on all of its elements. Therefore, permanent protection against these attack is required ensuring that security functional requirements are enforced. Hence, "automatic response" means here (i) assuming that there might be an attack at any time and (ii) countermeasures are provided at any time.
Application note:	If a physical manipulation or physical probing attack is detected, an alarm will be automatically triggered by the hardware, which will cause the chip to be reset.

6.2.2. SFRs regarding cryptographic functionality

FCS_COP.1 [TDES] Cryptographic operation – TDES			
Hierarchical to:	No other components.		
FCS_COP.1.1 [TDES] The TSF shall perform <i>encryption and decryption</i> ¹⁶ in accordance with a specified cryptographic algorithm <i>TDES in ECB mode</i> ¹⁷ and cryptographic key sizes of <i>112/168 bit</i> ¹⁸ that meet the following: <i>NIST SP800-67[8] and NIST SP800-38A</i> ¹⁹ [9].		
Dependencies:	[FDP_ITC.1 Import of user data without security attributes, or FDP_ITC.2 Import of user data with security attributes, or FCS_CKM.1 Cryptographic key generation] FCS_CKM.4 Cryptographic key destruction		
Application note:	The security IC embedded software shall note that encryption and decryption TDES algorithm is legacy in agreed by SOG-IS ACM [13]. The current expiration date of TDES algorithm in [13] is until 31st December 2024 for 112 bits key size and until at least 2027 for 168 bits key size. And the ECB mode is not listed as a recommended symmetric encryption/decryption mode in [13]. It is in the scope for compatibility		

 ¹⁴ [assignment: physical tampering scenarios]
 ¹⁵ [assignment: list of TSF devices/elements]
 ¹⁶[assignment: list of cryptographic operations]
 ¹⁷[assignment: cryptographic algorithm]
 ¹⁸ [assignment: cryptographic key sizes]
 ¹⁹[assignment: list of standardal

¹⁹[assignment: list of standards]



Version : V 1.0 Page : 23 of 29

with composite that requires use of TDES ECB mode (i.e. payment applications).

FCS_COP.1 [RSA-C	CRT] Cryptographic operation – RSA-CRT
Hierarchical to:	No other components.
FCS_COP.1.1[RSA-0	CRT] The TSF shall perform <i>decryption</i> ²⁰ operation in accordance with
	a specified cryptographic algorithm RSA - CRT^{21} and cryptographic key
	sizes <i>modulus N size of 1900 bits to 4096 bits</i> ²² that meet the following:
	RSA standard $[10]^{23}$.
Dependencies:	[FDP_ITC.1 Import of user data without security attributes,
	or FDP_ITC.2 Import of user data with security attributes, or
	FCS_CKM.1 Cryptographic key generation]
	FCS_CKM.4 Cryptographic key destruction
Application note:	Decryption RSA-CRT algorithm with key sizes <3000 bits is in the
	scope for compatibility with composite that require use of RSA-CRT
	(i.e. payment applications). However, key lengths >= 3000 bits is the
	recommended. For RSA-CRT with keys between 1900-bits and 2999-
	bits, the current expiration date in [13] is until 31st December 2025.

6.3. Security Assurance Requirements (SAR)

This Security Target will be evaluated according to Security Target evaluation (Class ASE)

The Security Assurance Requirements for the evaluation of the TOE are the components in Assurance Evaluation level EAL5 augmented by the components ALC_DVS.2 and AVA_VAN.5. The table below shows the details of these assurance requirements.

Security assurance	Titles	
requirements		
Class ADV: Development		
ADV_ARC.1	Architectural design	
ADV_FSP.5	Functional specification	
ADV_IMP.1	Implementation representation	
ADV_INT.2	TSF internals	
ADV_TDS.4	TOE design	
Class AGD: Guidance documents		
AGD_OPE.1	Operational user guidance	
AGD_PRE.1	Preparative user guidance	
Class ALC: Life-cycle support		
ALC_CMC.4	CM capabilities	
ALC_CMS.5	CM scope	

²⁰ [assignment: list of cryptographic operations]

²¹ [assignment: cryptographic algorithm]

²² [assignment: cryptographic key sizes]

²³ [assignment: list of standards]



Version : V 1.0 Page : 24 of 29

Confidential level: Public

ALC_DEL.1	Delivery	
ALC_DVS.2	Development security	
ALC_LCD.1	Life-cycle definition	
ALC_TAT.2	Tools and techniques	
Class ASE: Security Target evaluation		
ASE_CCL.1	Conformance claims	
ASE_ECD.1	Extended components definition	
ASE_INT.1	ST introduction	
ASE_OBJ.2	Security objectives	
ASE_REQ.2	Derived security requirements	
ASE_SPD.1	Security problem definition	
ASE_TSS.1	TOE summary specification	
Class ATE: Tests		
ATE_COV.2	Coverage	
ATE_DPT.3	Depth	
ATE_FUN.1	Functional testing	
ATE_IND.2	Independent testing	
Class AVA: Vulnerability analysis		
AVA_VAN.5	Vulnerability analysis	

6.4. Security requirements rationale

6.4.1. Security Functional Requirements (SFR)

The table below provides an overview of how the security functional requirements are combined to meet the security objectives.

Security	Security Functional	Fulfilment of mapping
Objectives for the	Requirements	
TOE		
O.Leak-Inherent	FDP_ITT.1	See PP
	FDP_IFC.1	
	FPT_ITT.1	
O.Phys-Probing	FDP_SDC.1	See PP
	FPT_PHP.3	
O.Malfunction	FRU_FLT.2	See PP
	FPT_FLS.1	
O.Phys-	FDP_SDI.2	See PP
Manipulation	FPT_PHP.3	
O.Leak-Forced	FDP_ITT.1	See PP
	FDP_IFC.1	
	FPT_ITT.1	
	FRU_FLT.2	
	FPT_FLS.1	
	FPT_PHP.3	
O.Abuse-Func	FMT_LIM.1	See PP

 Table 12 Mapping of security functional requirements to security objectives



Confidential level: Public

	FMT_LIM.2	
	FDP_ITT.1	
	FPT_ITT.1	
	FDP_IFC.1	
	FPT_PHP.3	
	FRU_FLT.2	
	FPT_FLS.1	
O.Identification	FAU_SAS.1	See PP
O.RND	FCS_RNG.1[PTG.	See PP
	2]	
	FDP_ITT.1	
	FPT_ITT.1	
	FDP_IFC.1	
	FPT_PHP.3	
	FRU_FLT.2	
	FPT_FLS.1	
O.TDES	FCS_COP.1	O.TDES requires the TOE to support
	[TDES]	TDES encryption and decryption with its
		specified key lengths. The claim for
		FCS_COP.1 [TDES] is suitable to meet the
		objective O.TDES.
O.RSA-CRT	FCS_COP.1 [RSA-	O.RSA-CRT requires the TOE to support
	CRT]	RSA-CRT decryption with its specified
		key lengths. The claim for FCS_COP.1
		[RSA-CRT] is suitable to meet the
		objective O. RSA-CRT.

6.4.2. Dependencies of the SFRs

The dependencies for the SFRs claimed according to the Protection Profile are all satisfied in the set of SFRs claimed in the Protection Profile.

In the following table the dependencies of the SFRs claimed in addition to Protection Profile is indicated.

Security functional	Dependencies	Fulfilled by security requirements in this
requirement		Security Target
FCS_COP.1[TDES]	FDP_ITC.1 or	See explanation below this table
	FDP_ITC.2 or	
	FCS_CKM.1,	
	FCS_CKM.4	
FCS_COP.1[RSA-	FDP_ITC.1 or	See explanation below this table
CRT]	FDP_ITC.2 or	
	FCS_CKM.1,	
	FCS_CKM.4	



Confidential level: Public

Version : V 1.0 Page : 26 of 29

The developer of the Security IC Embedded Software must ensure that the implemented additional security functional requirements FCS_COP.1[TDES], FCS_COP.1[RSA-CRT] and FCS_RNG.1[PTG.2] are used as specified and that the User Data processed by the related security functionality is protected as defined for the application context.

The dependent requirements for FCS_COP.1[TDES] and FCS_COP.1[RSA-CRT] address the appropriate management of cryptographic keys used by the specified cryptographic function. All requirements concerning these management functions shall be fulfilled by the environment (Security IC Embedded Software).

The functional requirements [FDP_ITC.1, or FDP_ITC.2 or FCS_CKM.1] and FCS_CKM.4 are not included in this Security Target since the TOE only provides a pure engine for encryption and decryption without additional features for the handling of cryptographic keys. Therefore, the Security IC Embedded Software must fulfil these requirements related to the needs of the realised application.

6.4.3. Security Assurance Requirements (SAR)

The chosen assurance package EAL5 is augmented with AVA_VAN.5 and ALC_DVS.2. This assurance level is chosen in order to meet assurance expectations of financial applications. Moreover, the conformity with Security IC Platform Protection Profile [1] is satisfied given that the PP requires at least EAL4.


The TOE intends to be used in scenario with high security requirements. Therefore, it should provide adequate level of defence against sophisticated attacks.

This assurance level is chosen because the product is designed to give maximum security assurance from application of security engineering techniques based on good commercial practices in order to produce a premium TOE for protecting against significant risks.

EAL5 is chosen to ensure by semiformal methods that the TOE has been well designed and to improve mechanism and procedure that provide confidence that the TOE will not be tampered with during development.

AVA_VAN.5 augmentation is chosen because vulnerability analysis deals with the threats that an attacker will be able to discover flaws that will allow unauthorized access to data and functionality. The high level of security assurance of TOE is very essential especially in financial applications. AVA_VAN.5 gives the security assurance assuming an attack potential of High.

ALC_DVS.2 augmentation is chosen because the Life-cycle support is an aspect of establishing discipline and control in the processes of refinement of the TOE during its development and maintenance. The security measures deployed to remove or reduce the threats that existing at the developer's site are critical to ensure the confidentiality and maintenance of the TOE. ALC_DVS.2 gives a sufficient security measures in the developer's site.



Version : V 1.0 Page : 27 of 29

7. TOE summary specification

This chapter provides general information to potential users of the TOE on how the TOE implements the Security Functional Requirements in terms of "Security Functionality".

7.1. Malfunction

Malfunctioning relates to the security functional requirements FRU_FLT.2 and FPT_FLS.1. The TOE meets these SFRs by a group of security measures that guarantee correct operation of the TOE.

The TOE ensures its correct operation and prevents any malfunction while the security IC embedded software is executed by implementation of the following security features:

• Environmental sensors

7.2. Leakage

Leakages relates to the security functional requirements FDP_ITT.1, FDP_IFC.1 and FPT_ITT.1. The TOE meets these SFRs by implementing several measures that provide logical protection against leakage:

- Bus masking
- Random OSC clock jitter

7.3. Physical manipulation and probing

Physical manipulation and probing relates to the security functional requirements FPT_PHP.3, FDP_SDC.1 and FDP_SDI.2. The TOE meets this SFR by implementing security measures that provides physical protection against physical probing and manipulation.


The security measures protect the TOE against manipulation of

- (i) The hardware.
- (ii) The security IC embedded software in the ROM
- (iii) The application data in the NVM including the configuration data.

It also protects User Data or TSF data against disclosure by physical probing when stored or while being processed by the TOE.

The protection of the TOE comprises different features within the design and construction, which make reverse-engineering and tamper attacks more difficult. These features comprise of

- Active shielding
- Data integrity checking



• Memory encryption

7.4. Abuse of functionality and Identification

Abuse of functionality and Identification relates to the security functional requirements FMT_LIM.1, FMT_LIM.2, FAU_SAS.1 by implementation of a test mode access control mechanism that prevents abuse of test functionality delivered as part of the TOE.

7.5. Random numbers

Random numbers relate to the security requirement FCS_RNG.1[PTG.2]. The TOE meets this SFR by providing a random number generator.

7.6. Cryptographic functionality

The TOE provides the Triple-DES algorithm according to the *NIST SP800-67[8]*, *NIST SP800-38A*²⁴[9] Standard to meet the security requirement FCS_COP.1[TDES].

The TOE provides the RSA-CRT algorithm according to the paper [10] to meet the security requirement FCS_COP.1[RSA-CRT]. The TSF implements the RSA-CRT algorithm with the modulus N size from 1900 bits to 4096 bits.

²⁴[assignment: list of standards]



Confidential level: Public

8.References

Ref	Title	Version	Date
[1]	Security IC Platform Protection Profile, BSI-CC-PP-	Version 1.0	13.01.2014
	0084-2014		
[2]	Common Criteria for Information Technology	Version 3.1	April 2017
	Security Evaluation,	Revision 5	
	Part 1: Introduction and General Model		
	CCMB-2012-09-001		
[3]	Common Criteria for Information Technology	Version 3.1	April 2017
	Security Evaluation,	Revision 5	
	Part 2: Security Functional Requirements		
	CCMB-2012-09-002		
[4]	Common Criteria for Information Technology	Version 3.1	April 2017
	Security Evaluation,	Revision 5	
	Part 3: Security Assurance Requirements		
[5]	CCMB-2012-09-003	Vanian 2.1	Amril 2017
[5]	Common Methodology for Information Technology Security Evaluation (CEM), Evaluation	Version 3.1 Revision 5	April 2017
	Methodology	Revision 5	
	CCMB-2012-09-004		
[6]	AGD_OPE OG EAL5+ for TMS THN31	Version 1.4	Apr. 2023
[7]	AGD_PRE EAL5+ for TMS THN31	Version 1.4	May. 2023
[8]	NIST SP 800-67, Recommendation for the Triple	Revision 1	January
[0]	Data Encryption Algorithm (TDEA) Block Cipher,		2012
	revised January 2012, National Institute of		2012
	Standards and Technology		
[9]	NIST SP 800-38A Recommendation for Block	2001 ED	October
	Cipher Modes of Operation, 2001, with Addendum		2010
	Recommendation for Block Cipher Modes of		
	Operation: Three Variants of Ciphertext Stealing for		
	CBC Mode, October 2010		
[10]	PKCS #1: RSA Cryptography Standard, RSA	Version 2.2	2012
	Laboratories		
[11]	AGD_OPE SG EAL5+ for TMS THN31	Version 1.8	May. 2023
[12]	AGD_OPE API EAL5+ for TMS THN31	Version 1.6	May. 2023
[13]	SOG-IS Crypto Evaluation Scheme Agreed	Version 1.2	January 2020
	Cryptographic Mechanisms		