

# **ST33G1M2 D03 Security Target for composition**

## **Common Criteria for IT security evaluation**

**SMD\_ST33G1M2\_ST\_19\_002 Rev D03.1**

**February 2025**



BLANK



# ST33G1M2 D03 platform Security Target for composition

Common Criteria for IT security evaluation

## 1 Introduction (ASE\_INT)

### 1.1 Security Target reference

- 1 Document identification: ST33G1M2 D03 SECURITY TARGET FOR COMPOSITION.
- 2 Version number: Rev D03.1, issued in February 2025.
- 3 Registration: registered at ST Microelectronics under number  
SMD\_ST33G1M2\_ST\_19\_002.

### 1.2 TOE reference

- 4 This document presents **the Security Target (ST)** of the **ST33G1M2 D03 (ST33G1M2 and ST33I1M2)** Security Integrated Circuit (IC), designed on the **ST33G platform of STMicroelectronics**, with firmware version 9 and A.
- 5 The precise reference of the Target of Evaluation (TOE) is given in [Section 1.4: TOE identification](#) and the security IC features are given in [Section 1.6: TOE description](#).
- 6 A glossary of terms and abbreviations used in this document is given in [Appendix A: Glossary](#).

# Contents

<b>1</b>	<b>Introduction (ASE_INT)</b>	<b>3</b>
1.1	Security Target reference	3
1.2	TOE reference	3
1.3	Context	9
1.4	TOE identification	9
1.5	TOE overview	10
1.6	TOE description	11
1.6.1	TOE hardware description	11
1.6.2	TOE software description	12
1.7	TOE life cycle	13
1.8	TOE environment	14
1.8.1	TOE Development Environment	14
1.8.2	TOE production environment	14
1.8.3	TOE operational environment	15
<b>2</b>	<b>Conformance claims (ASE_CCL, ASE_ECD)</b>	<b>16</b>
2.1	Common Criteria conformance claims	16
2.2	PP Claims	16
2.2.1	PP Reference	16
2.2.2	PP Additions	16
2.2.3	PP Claims rationale	17
<b>3</b>	<b>Security problem definition (ASE_SPD)</b>	<b>18</b>
3.1	Description of assets	18
3.2	Threats	20
3.3	Organisational security policies	21
3.4	Assumptions	22
<b>4</b>	<b>Security objectives (ASE_OBJ)</b>	<b>23</b>
4.1	Security objectives for the TOE	23
4.2	Security objectives for the environment	24
4.3	Security objectives rationale	25
4.3.1	TOE threat "Memory Access Violation"	26

4.3.2	Organisational security policy "Additional Specific Security Functionality"	26
4.3.3	Organisational security policy "Controlled loading of the Security IC Embedded Software"	26
<b>5</b>	<b>Security requirements (ASE_REQ)</b>	<b>28</b>
5.1	Security functional requirements for the TOE	28
5.1.1	Security Functional Requirements from the Protection Profile	30
5.1.2	Additional Security Functional Requirements for the cryptographic services	32
5.1.3	Additional Security Functional Requirements for the memories protection	33
5.1.4	Additional Security Functional Requirements related to the possible availability of final test and loading capabilities in phases 4 to 6 of the TOE life-cycle	34
5.2	TOE security assurance requirements	36
5.3	Refinement of the security assurance requirements	37
5.3.1	Refinement regarding functional specification (ADV_FSP)	38
5.3.2	Refinement regarding test coverage (ATE_COV)	39
5.4	Security Requirements rationale	39
5.4.1	Rationale for the Security Functional Requirements	39
5.4.2	Additional security objectives are suitably addressed	41
5.4.3	Additional security requirements are consistent	42
5.4.4	Dependencies of Security Functional Requirements	43
5.4.5	Rationale for the Assurance Requirements	45
<b>6</b>	<b>TOE summary specification (ASE_TSS)</b>	<b>47</b>
6.1	Limited fault tolerance (FRU_FLT.2)	47
6.2	Failure with preservation of secure state (FPT_FLS.1)	47
6.3	Limited capabilities (FMT_LIM.1) / Test	48
6.4	Limited capabilities (FMT_LIM.1) / Loader	48
6.5	Limited availability (FMT_LIM.2) / Test & (FMT_LIM.2) / Loader	48
6.6	Stored data confidentiality (FDP_SDC.1)	48
6.7	Stored data integrity monitoring and action (FDP_SDI.2)	48
6.8	Audit storage (FAU_SAS.1)	49
6.9	Resistance to physical attack (FPT_PHP.3)	49

6.10	Basic internal transfer protection (FDP_ITT.1), Basic internal TSF data transfer protection (FPT_ITT.1) & Subset information flow control (FDP_IFC.1) . . . . .	49
6.11	Random number generation (FCS_RNG.1) . . . . .	49
6.12	Cryptographic operation: EDES operation (FCS_COP.1) / EDES, only if EDES+ . . . . .	49
6.13	Cryptographic operation: AES operation (FCS_COP.1) / AES, only if HW_AES . . . . .	50
6.14	Static attribute initialisation (FMT_MSA.3) / Memories . . . . .	50
6.15	Management of security attributes (FMT_MSA.1) / Memories & Specification of management functions (FMT_SMF.1) / Memories . . . . .	50
6.16	Complete access control (FDP_ACC.2) / Memories & Security attribute based access control (FDP_ACF.1) / Memories . . . . .	50
6.17	Static attribute initialisation (FMT_MSA.3) / Loader . . . . .	50
6.18	Management of security attributes (FMT_MSA.1) / Loader & Specification of management functions (FMT_SMF.1) / Loader . . . . .	51
6.19	Subset access control (FDP_ACC.1) / Loader, Security attribute based access control (FDP_ACF.1) / Loader, Security roles (FMT_SMR.1) / Loader & Timing of identification (FIA_UID.1) / Loader . . . . .	51
6.20	Import of user data without security attributes (FDP_ITC.1) / Loader . . .	51
<b>7</b>	<b>Identification . . . . .</b>	<b>52</b>
<b>8</b>	<b>References . . . . .</b>	<b>57</b>
<b>Appendix A</b>	<b>Glossary . . . . .</b>	<b>59</b>
A.1	Terms. . . . .	59
A.2	Abbreviations. . . . .	61
<b>9</b>	<b>Revision history . . . . .</b>	<b>63</b>

## List of tables

Table 1.	TOE components . . . . .	9
Table 2.	Derivative devices configuration possibilities . . . . .	10
Table 3.	Composite product life cycle phases . . . . .	13
Table 4.	Summary of security aspects . . . . .	18
Table 5.	Summary of security objectives . . . . .	23
Table 6.	Security Objectives versus Assumptions, Threats or Policies . . . . .	25
Table 7.	Summary of functional security requirements for the TOE . . . . .	28
Table 8.	FCS_COP.1 iterations (cryptographic operations) . . . . .	33
Table 9.	TOE security assurance requirements . . . . .	36
Table 10.	Impact of EAL5 selection on BSI-CC-PP-0084-2014 refinements . . . . .	38
Table 11.	Security Requirements versus Security Objectives . . . . .	39
Table 12.	Dependencies of security functional requirements . . . . .	43
Table 13.	TOE components . . . . .	51
Table 14.	Guidance documentation . . . . .	51
Table 15.	Sites list . . . . .	52
Table 16.	Common Criteria . . . . .	56
Table 17.	Protection Profile . . . . .	56
Table 18.	Other standards . . . . .	56
Table 19.	List of abbreviations . . . . .	60

List of figures

Figure 1. ST33G1M2 D03 platform block diagram ..... 12





## 1.3 Context

- 7 The Target of Evaluation (TOE) referred to in [Section 1.4: TOE identification](#), is evaluated under the French IT Security Evaluation and Certification Scheme and is developed by the Connected Security Sub-Group of STMicroelectronics (ST).
- 8 The assurance level of the performed Common Criteria (CC) IT Security Evaluation is EAL5 augmented by ALC\_DVS.2, AVA\_VAN.5 and ALC\_FLR.2.
- 9 The intent of this Security Target is to specify the Security Functional Requirements (SFRs) and Security Assurance Requirements (SARs) applicable to the TOE security ICs, and to summarise their chosen TSF services and assurance measures.
- 10 This ST claims to be an instantiation of the "[Eurosmart - Security IC Platform Protection Profile with Augmentation Packages](#)" (PP) registered and certified under the reference [BSI-CC-PP-0084-2014](#) in the German IT Security Evaluation and Certification Scheme, **with the following augmentations**:
- Addition #1: "Support of Cipher Schemes" from [AUG](#)
  - Addition #4: "Area based Memory Access Control" from [AUG](#)
  - Additions specific to this Security Target.
- The original text of this PP is typeset as [indicated here](#), its augmentations from [AUG](#) as [indicated here](#), when they are reproduced in this document.
- This ST also instantiates the following package from the above mentioned PP:
- Loader dedicated for usage in secured environment only.
- 11 Extensions introduced in this ST to the SFRs of the Protection Profile (PP) are **exclusively** drawn from the Common Criteria part 2 standard SFRs.
- 12 This ST makes various refinements to the above mentioned PP and [AUG](#). They are all properly identified in the text typeset as **indicated here**. The original text of the PP is repeated as scarcely as possible in this document for reading convenience. All PP identifiers have been however prefixed by their respective origin label: **BSI** for [BSI-CC-PP-0084-2014](#), **AUG1** for Addition #1 of [AUG](#) and **AUG4** for Addition #4 of [AUG](#).

## 1.4 TOE identification

- 13 The Target of Evaluation (TOE) is the ST33G1M2 D03 platform.
- 14 "ST33G1M2 D03" completely identifies the TOE including its components listed in [Table 1: TOE components](#), its guidance documentation detailed in [Table 14: Guidance documentation](#), and its development and production sites indicated in [Table 15: Sites list](#).
- 15 D03 is the version of the evaluated platform. Any change in the TOE components, the guidance documentation and the list of sites leads to a new version of the evaluated platform, thus a new TOE.

**Table 1. TOE components**

IC Maskset name	IC version	Master identification number <sup>(1)</sup>	Firmware version	OST version
K8H0A	F	0061h (ST33G1M2) and 0105h (ST33I1M2)	9 and A	2.2

1. Part of the product information.

- 16 The IC maskset name is the product hardware identification.  
The IC version is updated for any change in hardware (i.e. part of the layers of the maskset) or in the OST software.
- 17 All along the product life, the marking on the die, a set of accessible registers and a set of specific instructions allow the customer to check the product information, providing the identification elements, as listed in [Table 1: TOE components](#), and the configuration elements as detailed in the Data Sheet, referenced in [Table 14: Guidance documentation](#).

## 1.5 TOE overview

- 18 The TOE is a serial access Smartcard IC designed for secure mobile applications, based on the most recent generation of ARM® processors for embedded secure systems. Its SecurCore® SC300™ 32-bit RISC core is built on the Cortex™ M3 core with additional security features to help to protect against advanced forms of attacks.
- 19 The TOE offers a high-speed User Flash memory, an internally generated clock, an MPU, an internal true random number generator (TRNG) and hardware accelerators for advanced cryptographic functions.
- 20 Different derivative devices may be configured depending on the customer needs:
- either by ST during the manufacturing or packaging process,
  - or by the customer during the packaging, or composite product integration, or personnalisation process.
- 21 They all share the same hardware design and the same maskset (denoted by the Master identification number). The Master identification number is unique for all product configurations.
- 22 The configuration of the derivative devices can impact the available IOs, the available NVM memory size, the availability of the crypto processors and the availability of the LPU, as detailed here below:

**Table 2. Derivative devices configuration possibilities**

Features	Possible values
SWP	Active, Inactive
SPI	Active, Inactive
IART	Active, Inactive
NVM size	Selectable by 128 Kbytes granularity from 1280 Kbytes to 384 Kbytes
Nescrypt	Active, Inactive
EDES+ accelerator	Active, Inactive
AES accelerator (HW-AES)	Active, Inactive
Library Protection Unit (LPU)	Active, Inactive
Crypto1	Active, Inactive

- 23 All combinations of different features values are possible and covered by this certification. All possible configurations can vary under a unique IC, and without impact on security.

- 24 The Master identification number is unique for all product configurations. Each derivative device has a specific Child product identification number, also part of the product information, and specified in the Data Sheet and in the Firmware User Manual, referenced in [Table 14](#).
- 25 The rest of this document applies to all possible configurations of the TOE, except when a restriction is mentioned. For easier reading, the restrictions are typeset as [indicated here](#).
- 26 In a few words, the ST33G1M2 D03, offers a unique combination of high performances and very powerful features for high level security:
- Die integrity,
  - Monitoring of environmental parameters,
  - Protection mechanisms against faults,
  - AIS20/AIS31 class PTG.2 compliant True Random Number Generator,
  - Memory Protection Unit,
  - ISO 13239 CRC calculation block,
  - optional Hardware Security Enhanced DES accelerator,
  - optional AES accelerator (HW-AES),
  - optional Library Protection Unit,
  - optional Next Step Cryptography accelerator (NESCRIPT).

## 1.6 TOE description

### 1.6.1 TOE hardware description

- 27 The TOE features hardware accelerators for advanced cryptographic functions, with built-in countermeasures against side channel attacks.
- If [HW-AES is active](#), the AES (Advanced Encryption Standard) accelerator provides a high-performance implementation of AES-128, AES-192 and AES-256 algorithms. It can operate in Electronic CodeBook (ECB) or Cipher Block Chaining (CBC) modes.
- If [EDES+ is active](#), the 3-key triple DES accelerator (EDES+) supports efficiently the Data Encryption Standard (DES [\[2\]](#)), enabling Electronic Code Book (ECB) and Cipher Block Chaining (CBC) modes, and triple DES computation.
- If [Nescrypt is active](#), the NESCRIPT crypto-processor allows fast and secure implementation of the most popular public key cryptosystems with a high level of performance ([\[4\]](#), [\[6\]](#), [\[8\]](#), [\[9\]](#), [\[10\]](#), [\[11\]](#)).

As randomness is a key stone in many applications, the ST33G1M2 D03 features a highly reliable True Random Number Generator (TRNG), compliant with PTG.2 Class of AIS20/AIS31 [\[1\]](#) and directly accessible thru dedicated registers.

This device includes the ARM® SecurCore® SC300™ memory protection unit (MPU), which enables the user to define its own region organization with specific protection and access permissions. The MPU can be used to enforce various protection models, ranging from a basic code dump prevention model up to a full application confinement model.


- 28 The TOE offers 3 communication channels to the external world: a serial communication interface fully compatible with the ISO/IEC 7816-3 standard, a single-wire protocol (SWP) interface for communication with a near-field communication (NFC) router in SIM/NFC

applications, and an alternative and exclusive SPI Slave interface for communication in non-SIM applications.

29 The detailed features of this TOE are described in the Data Sheet and in the Cortex SC300 Technical Reference Manual, referenced in [Table 14](#).

30 [Figure 1](#) provides an overview of the ST33G1M2 D03 platform.

**Figure 1. ST33G1M2 D03 platform block diagram**



## 1.6.2 TOE software description

31 The OST ROM contains a Dedicated Software which provides full test capabilities (operating system for test, called "OST"), not accessible by the Security IC Embedded Software (ES), after TOE delivery.

32 The System ROM and ST NVM of the TOE contain a Dedicated Software which provides a very reduced set of commands for final test (operating system for final test, called "FTOS"), not intended for the Security IC Embedded Software (ES) usage, and not available in User configuration.

33 The System ROM and ST NVM of the TOE contain a Dedicated Support Software called Secure Flash Loader, enabling to securely and efficiently download the Security IC Embedded Software (ES) into the NVM. It also allows the evaluator to load software into the TOE for test purpose. The Secure Flash Loader is not available in User configuration.

34 The System ROM and ST NVM of the TOE contain a Dedicated Support Software, which provides low-level functions (called Flash Drivers), enabling the Security IC Embedded Software (ES) to modify and manage the NVM contents. The Flash Drivers are available all through the product life-cycle.

35 The Security IC Embedded Software (ES) is in User NVM.

**The ES is not part of the TOE and is out of scope of the evaluation.**

36 The user guidance documentation, part of the TOE, consists of:

- the product Data Sheet and die description,
- optionally the ST33G1M2 platform Technical Notes,
- the product family Security Guidance,
- the AIS31 user manuals,
- the Cortex M3 SC300 Technical Reference Manuals,
- the Flash loader user manual,
- the Flash loader installation guide.

37 The complete list of guidance documents is detailed in [Table 14](#).

## 1.7 TOE life cycle

38 This Security Target is fully conform to the claimed PP. In the following, just a summary and some useful explanations are given. For complete details on the TOE life cycle, please refer to the [Eurosmart - Security IC Platform Protection Profile with Augmentation Packages \(BSI-CC-PP-0084-2014\)](#), section 1.2.3.

39 The composite product life cycle is decomposed into 7 phases. Each of these phases has the very same boundaries as those defined in the claimed Protection Profile.

40 The life cycle phases are summarized in [Table 3](#).

41 The sites potentially involved in the TOE life cycle are listed in [Table 15](#).

42 The limit of the evaluation corresponds to phases 2, 3 and optionally 4, including the delivery and verification procedures of phase 1, and the TOE delivery either to the IC packaging manufacturer or to the composite product integrator; procedures corresponding to phases 1, 5, 6 and 7 are outside the scope of this evaluation.

43 In the following, the term "Composite product manufacturing" is uniquely used to indicate phases 1, optionally 4, 5 and 6 all together.

This ST also uses the term "Composite product manufacturer" which includes all roles responsible of the TOE during phases 1, optionally 4, 5 and 6.

44 The TOE is delivered after Phase 3 in form of wafers or after Phase 4 in packaged form, depending on the customer's order.

45 In the following, the term "TOE delivery" is uniquely used to indicate:

- after Phase 3 (or before Phase 4) if the TOE is delivered in form of wafers or sawn wafers (dice) or
- after Phase 4 (or before Phase 5) if the TOE is delivered in form of packaged products.

46 The TOE is delivered in Admin (aka Issuer) or User configuration.

**Table 3. Composite product life cycle phases**

Phase	Name	Description
1	Security IC embedded software development	security IC embedded software development specification of IC pre-personalization requirements
2	IC development	IC design IC dedicated software development

**Table 3. Composite product life cycle phases (continued)**

Phase	Name	Description
3	IC manufacturing and testing	integration and photomask fabrication IC manufacturing IC testing IC pre-personalisation
4	IC packaging	security IC packaging (and testing) pre-personalisation if necessary
5	Security IC product finishing process	composite product finishing process composite product testing
6	Security IC personalisation	composite product personalisation composite product testing
7	Security IC end usage	composite product usage by its issuers and consumers

## 1.8 TOE environment

47 Considering the TOE, three types of environments are defined:

- Development environment corresponding to phase 2,
- Production environment corresponding to phase 3 and optionally 4,
- Operational environment, including phase 1 and from phase 4 or 5 to phase 7.

### 1.8.1 TOE Development Environment

48 To ensure security, the environment in which the development takes place is secured with controllable accesses having traceability. Furthermore, all authorised personnel involved fully understand the importance and the strict implementation of defined security procedures.

49 The development begins with the TOE's specification. All parties in contact with sensitive information are required to abide by Non-Disclosure Agreements.

50 Design and development of the IC then follows, together with the dedicated and engineering software and tools development. The engineers use secure computer systems (preventing unauthorised access) to make their developments, simulations, verifications and generation of the TOE's databases. Sensitive documents, files and tools, databases on tapes, and printed circuit layout information are stored in appropriate locked cupboards/safe. Of paramount importance also is the disposal of unwanted data (complete electronic erasures) and documents (e.g. shredding).

51 The development centres possibly involved in the development of the TOE are denoted by the activity "DEV" in [Table 15](#).

### 1.8.2 TOE production environment

52 Reticules and photomasks are generated from the verified IC databases; the former are used in the silicon Wafer-fab processing. As reticules and photomasks are generated off-site, they are transported and worked on in a secure environment. During the transfer of sensitive data electronically, procedures are established to ensure that the data arrive only

- at the destination and are not accessible at intermediate stages (e.g. stored on a buffer server where system administrators make backup copies).
- 53 The authorized sub-contractors potentially involved in the TOE mask manufacturing are denoted by the activity "MASK" in [Table 15](#).
- 54 As high volumes of product commonly go through such environments, adequate control procedures are necessary to account for all product at all stages of production.
- 55 Production starts within the Wafer-fab; here the silicon wafers undergo the diffusion processing. Computer tracking at wafer level throughout the process is commonplace. The wafers are then taken into the test area. Testing and pre-persona of each TOE occurs to assure conformance with the device specification.
- 56 The authorized front-end plant possibly involved in the manufacturing of the TOE are denoted by the activity "FE" in [Table 15](#).
- 57 The authorized EWS plant potentially involved in the testing of the TOE are denoted by the activity "EWS" in [Table 15](#).
- 58 Wafers are then scribed and broken such as to separate the functional from the non-functional ICs. The latter is discarded in a controlled accountable manner. The good ICs are then packaged in phase 4, in a back-end plant. When testing, programming or deliveries are done offsite, ICs are transported and worked on in a secure environment with accountability and traceability of all (good and bad) products.
- 59 When the product is delivered after phase 4, the authorized back-end plants possibly involved in the packaging of the TOE are denoted by the activity "BE" in [Table 15](#).
- 60 All sites denoted by the activity "WHS" or "WHSD" in [Table 15](#) can be involved for the logistics.

### 1.8.3 TOE operational environment

- 61 A TOE operational environment is the environment of phases 1, optionally 4, then 5 to 7.
- 62 At phases 1, 4, 5 and 6, the TOE operational environment is a controlled environment.
- 63 End-user environments (phase 7): composite products are used in a wide range of applications to assure authorised conditional access. Examples of such are pay-TV, banking cards, brand protection, portable communication SIM cards, health cards, transportation cards, access management, identity and passport cards. The end-user environment therefore covers a wide range of very different functions, thus making it difficult to avoid and monitor any abuse of the TOE.



## 2 Conformance claims (ASE\_CCL, ASE\_ECD)

### 2.1 Common Criteria conformance claims

- 64 The ST33G1M2 D03 platform Security Target claims to be conformant to the Common Criteria version 3.1 revision 5.
- 65 Furthermore it claims to be CC Part 2 ([CCMB-2017-04-002 R5](#)) extended and CC Part 3 ([CCMB-2017-04-003 R5](#)) conformant.
- 66 The extended Security Functional Requirements are those defined in the [Eurosmart - Security IC Platform Protection Profile with Augmentation Packages \(BSI-CC-PP-0084-2014\)](#):
- **FCS\_RNG** Generation of random numbers,
  - **FMT\_LIM** Limited capabilities and availability,
  - **FAU\_SAS** Audit data storage,
  - **FDP\_SDC** Stored data confidentiality.
- The reader can find their certified definitions in the text of the "[BSI-CC-PP-0084-2014](#)" Protection Profile.
- 67 The assurance level for the ST33G1M2 D03 platform Security Target is **EAL5** augmented by ALC\_DVS.2, AVA\_VAN.5 and ALC\_FLR.2.

### 2.2 PP Claims

#### 2.2.1 PP Reference

- 68 The ST33G1M2 D03 platform Security Target claims strict conformance to the [Eurosmart - Security IC Platform Protection Profile with Augmentation Packages \(BSI-CC-PP-0084-2014\)](#), for the part of the TOE covered by this PP (Security IC), as required by this Protection Profile.

#### 2.2.2 PP Additions

- 69 The main additions operated on the [BSI-CC-PP-0084-2014](#) are:
- Addition #4: "Area based Memory Access Control" from [AUG](#),
  - Addition #1: "Support of Cipher Schemes" from [AUG](#),
  - Specific additions for the Secure Flash Loader,
  - Refinement of assurance requirements.
- 70 All refinements are indicated with type setting text **as indicated here**, original text from the [BSI-CC-PP-0084-2014](#) being typeset **as indicated here**. Text originating in [AUG](#) is typeset **as indicated here**.
- 71 The security environment additions relative to the PP are summarized in [Table 4](#).
- 72 The additional security objectives relative to the PP are summarized in [Table 5](#).
- 73 A simplified presentation of the TOE Security Policy (TSP) is added.
- 74 The additional SFRs for the TOE relative to the PP are summarized in [Table 7](#).



75 The additional SARs relative to the PP are summarized in [Table 9](#).

### 2.2.3 PP Claims rationale

76 The differences between this Security Target security objectives and requirements and those of [BSI-CC-PP-0084-2014](#), to which conformance is claimed, have been identified and justified in [Section 4](#) and in [Section 5](#). They have been recalled in the previous section.

77 In the following, the statements of the security problem definition, the security objectives, and the security requirements are consistent with those of the [BSI-CC-PP-0084-2014](#).

78 The security problem definition presented in [Section 3](#), clearly shows the additions to the security problem statement of the PP.

79 The security objectives rationale presented in [Section 4.3](#) clearly identifies modifications and additions made to the rationale presented in the [BSI-CC-PP-0084-2014](#).

80 Similarly, the security requirements rationale presented in [Section 5.4](#) has been updated with respect to the Protection Profile.

81 All PP requirements have been shown to be satisfied in the extended set of requirements whose completeness, consistency and soundness have been argued in the rationale sections of the present document.

### 3 Security problem definition (ASE\_SPD)

- 82 This section describes the security aspects of the environment in which the TOE is intended to be used and addresses the description of the assets to be protected, the threats, the organisational security policies and the assumptions.
- 83 Note that the origin of each security aspect is clearly identified in the prefix of its label. Most of these security aspects can therefore be easily found in the [Eurosmart - Security IC Platform Protection Profile with Augmentation Packages \(BSI-CC-PP-0084-2014\)](#), section 3. Only those originating in [AUG](#), and the ones introduced in this Security Target, are detailed in the following sections.
- 84 A summary of all these security aspects and their respective conditions is provided in [Table 4](#).

**Table 4. Summary of security aspects**

	Label	Title
TOE threats	BSI.T.Leak-Inherent	Inherent Information Leakage
	BSI.T.Phys-Probing	Physical Probing
	BSI.T.Malfunction	Malfunction due to Environmental Stress
	BSI.T.Phys-Manipulation	Physical Manipulation
	BSI.T.Leak-Forced	Forced Information Leakage
	BSI.T.Abuse-Func	Abuse of Functionality
	BSI.T.RND	Deficiency of Random Numbers
	AUG4.T.Mem-Access	Memory Access Violation
OSPs	BSI.P.Process-TOE	Protection during TOE Development and Production
	BSI.P.Lim-Block-Loader	Limiting and blocking the loader functionality
	AUG1.P.Add-Functions	Additional Specific Security Functionality (Cipher Scheme Support)
	P.Controlled-ES-Loading	Controlled loading of the Security IC Embedded Software
Assumptions	BSI.A.Process-Sec-IC	Protection during Packaging, Finishing and Personalisation
	BSI.A.Resp-Appl	Treatment of User Data

#### 3.1 Description of assets

- 85 Since this Security Target claims strict conformance to the [Eurosmart - Security IC Platform Protection Profile with Augmentation Packages \(BSI-CC-PP-0084-2014\)](#), the assets defined in section 3.1 of the Protection Profile are applied and the assets regarding threats are clarified in this Security Target.

- 86 The assets (related to standard functionality) to be protected are
- - the user data of the Composite TOE,
  - - the Security IC Embedded Software, stored and in operation,
  - - the security services provided by the TOE for the Security IC Embedded Software.
- 87 The user (consumer) of the TOE places value upon the assets related to high-level security concerns:
- SC1 integrity of user data of the Composite TOE,
- SC2 confidentiality of user data of the Composite TOE being stored in the TOE's protected memory areas,
- SC3 correct operation of the security services provided by the TOE for the Security IC Embedded Software.
- Note the Security IC Embedded Software is user data and shall be protected while being executed/processed and while being stored in the TOE's protected memories.
- 88 The Security IC may not distinguish between user data which is public knowledge or kept confidential. Therefore the security IC shall protect the user data of the Composite TOE in integrity and in confidentiality if stored in protected memory areas, unless the Security IC Embedded Software chooses to disclose or modify it.
- 89 In particular integrity of the Security IC Embedded Software means that it is correctly being executed which includes the correct operation of the TOE's functionality. Parts of the Security IC Embedded Software which do not contain secret data or security critical source code, may not require protection from being disclosed. Other parts of the Security IC Embedded Software may need to be kept confidential since specific implementation details may assist an attacker.
- 90 The Protection Profile requires the TOE to provide at least one security service: the generation of random numbers by means of a physical Random Number Generator. The annex 7 provides packages for typical additional security services. The Security Target may require additional security services as described in these packages or define TOE specific security services. It is essential that the TOE ensures the correct operation of all security services provided by the TOE for the Security IC Embedded Software.
- 91 According to the Protection Profile there is the following high-level security concern related to security service:
- SC4 deficiency of random numbers.
- 92 To be able to protect these assets (SC1 to SC4) the TOE shall self-protect its TSF. Critical information about the TSF shall be protected by the development environment and the operational environment. Critical information may include:
- logical design data, physical design data, IC Dedicated Software, and configuration data,
  - initialisation Data and Pre-personalisation Data, specific development aids, test and characterisation related data, material for software development support, and photomasks.
- 93 Such information and the ability to perform manipulations assist in threatening the above assets.
- 94 Note that there are many ways to manipulate or disclose the user data of the Composite TOE: (i) An attacker may manipulate the Security IC Embedded Software or the TOE. (ii) An attacker may cause malfunctions of the TOE or abuse Test Features provided by the TOE. Such attacks usually require design information of the TOE to be obtained. They pertain to

all information about (i) the circuitry of the IC (hardware including the physical memories), (ii) the IC Dedicated Software with the parts IC Dedicated Test Software (if any) and IC Dedicated Support Software (if any), and (iii) the configuration data for the TSF. The knowledge of this information may enable or support attacks on the assets. Therefore the TOE Manufacturer must ensure that the development and production of the TOE (refer to Section 1.2.3) is secure so that no restricted, sensitive, critical or very critical information is unintentionally made available for attacks in the operational phase of the TOE (cf. [8] for details on assessment of knowledge of the TOE in the vulnerability analysis).

95 **ST** must apply protection to support the security of the TOE. This not only pertains to the TOE but also to all information and material exchanged with the developer of the Security IC Embedded Software. This covers the Security IC Embedded Software itself if provided by the developer of the Security IC Embedded Software or any authentication data required to enable the download of software. This includes the delivery (exchange) procedures for Phase 1 and the Phases after TOE Delivery as far as they can be controlled by the TOE Manufacturer. These aspects enforce the usage of the supporting documents and the refinements of SAR defined in the **ST** Protection Profile.

96 The information and material produced and/or processed by **ST** in the TOE development and production environment (Phases 2 up to TOE Delivery) can be grouped as follows:

- logical design data,
- physical design data,
- IC Dedicated Software, Initialisation Data and Pre-personalisation Data,
- Security IC Embedded Software, provided by the Security IC Embedded Software developer and implemented by the IC manufacturer,
- specific development aids,
- test and characterisation related data,
- material for software development support, and
- photomasks and products in any form

as long as they are generated, stored, or processed by **ST**.

## 3.2 Threats

97 The threats are described in the [BSI-CC-PP-0084-2014](#), section 3.2. Only those originating in [AUG](#) are detailed in the following section.

BSI.T.Leak-Inherent	Inherent Information Leakage
BSI.T.Phys-Probing	Physical Probing
BSI.T.Malfunction	Malfunction due to Environmental Stress
BSI.T.Phys-Manipulation	Physical Manipulation
BSI.T.Leak-Forced	Forced Information Leakage
BSI.T.Abuse-Func	Abuse of Functionality
BSI.T.RND	Deficiency of Random Numbers

**AUG4.T.Mem-Access** Memory Access Violation:

Parts of the **Security IC** Embedded Software may cause security violations by accidentally or deliberately accessing restricted data (which may include code). Any restrictions are defined by the security policy of the specific application context and must be implemented by the **Security IC** Embedded Software.

Clarification: This threat does not address the proper definition and management of the security rules implemented by the Security IC Embedded Software, this being a software design and correctness issue. This threat addresses the reliability of the abstract machine targeted by the software implementation. To avert the threat, the set of access rules provided by this TOE should be undefeated if operated according to the provided guidance. The threat is not realized if the Security IC Embedded Software is designed or implemented to grant access to restricted information. It is realized if an implemented access denial is granted under unexpected conditions or if the execution machinery does not effectively control a controlled access.

Here the attacker is expected to (i) take advantage of flaws in the design and/or the implementation of the TOE memory access rules (refer to BSI.T.Abuse-Func but for functions available after TOE delivery), (ii) introduce flaws by forcing operational conditions (refer to BSI.T.Malfunction) and/or by physical manipulation (refer to BSI.T.Phys-Manipulation). This attacker is expected to have a high level potential of attack.

### 3.3 Organisational security policies

- 98 The TOE provides specific security functionality that can be used by the **Security IC** Embedded Software. In the following specific security functionality is listed which is not derived from threats identified for the TOE's environment because it can only be decided in the context of the **Security IC** application, against which threats the **Security IC** Embedded Software will use the specific security functionality.
- 99 ST applies the Protection policy during TOE Development and Production (*BSI.P.Process-TOE*) as specified below.
- 100 *BSI.P.Lim-Block-Loader* is dedicated to the Secure Flash Loader, and described in the *BSI-CC-PP-0084-2014* package "Loader dedicated for usage in secured environment only".
- 101 **ST** applies the Additional Specific Security Functionality policy (*AUG1.P.Add-Functions*) as specified below.
- 102 A new Organisational Security Policy (OSP) is defined here below:
- 103 P.Controlled-ES-Loading is related to the capability provided by the TOE to load Security IC Embedded Software into the NVM after TOE delivery, in a controlled manner, during composite product manufacturing. The use of this capability is optional, and depends on the customer's production organization.

BSI.P.Process-TOE	Identification during TOE Development and Production:  An accurate identification <b>is</b> established for the TOE. This requires that each instantiation of the TOE carries this unique identification.
BSI.P.Lim-Block-Loader	Limiting and blocking the loader functionality:  The composite manufacturer uses the Loader for loading of Security IC Embedded Software, user data of the Composite Product or IC Dedicated Support Software in charge of the IC Manufacturer. He limits the capability and blocks the availability of the Loader in order to protect stored data from disclosure and manipulation.
AUG1.P.Add-Functions	Additional Specific Security Functionality:  The TOE shall provide the following specific security functionality to the Security IC Embedded Software: <ul style="list-style-type: none"><li>– Triple Data Encryption Standard (TDES),</li><li>– Advanced Encryption Standard (AES).</li></ul>
P.Controlled-ES-Loading	Controlled loading of the Security IC Embedded Software:  The TOE shall provide the capability to import the Security IC Embedded Software into the NVM, in a controlled manner, either before TOE delivery, under ST authority, either after TOE delivery, under the composite product manufacturer authority. This capability is not available in User configuration.

### 3.4 Assumptions

104 The following assumptions are described in the [BSI-CC-PP-0084-2014](#), section 3.4.

BSI.A.Process-Sec-IC	Protection during Packaging, Finishing and Personalisation
BSI.A.Resp-Appl	Treatment of User Data of the Composite TOE

## 4 Security objectives (ASE\_OBJ)

- 105 The security objectives of the TOE cover principally the following aspects:
- integrity and confidentiality of assets,
  - protection of the TOE and associated documentation during development and production phases,
  - provide random numbers,
  - provide cryptographic support and access control functionality.
- 106 A summary of all security objectives is provided in [Table 5](#).
- 107 Note that the origin of each objective is clearly identified in the prefix of its label. Most of these security aspects can therefore be easily found in the [BSI-CC-PP-0084-2014](#), sections 4.1 and 7.3. Only those originating in [AUG](#), and the ones introduced in this Security Target, are detailed in the following sections.

**Table 5. Summary of security objectives**

	Label	Title
TOE	BSI.O.Leak-Inherent	Protection against Inherent Information Leakage
	BSI.O.Phys-Probing	Protection against Physical Probing
	BSI.O.Malfunction	Protection against Malfunctions
	BSI.O.Phys-Manipulation	Protection against Physical Manipulation
	BSI.O.Leak-Forced	Protection against Forced Information Leakage
	BSI.O.Abuse-Func	Protection against Abuse of Functionality
	BSI.O.Identification	TOE Identification
	BSI.O.RND	Random Numbers
	BSI.O.Cap-Avail-Loader	Capability and Availability of the Loader
	AUG1.O.Add-Functions	Additional Specific Security Functionality
	AUG4.O.Mem-Access	<b>Dynamic</b> Area based Memory Access Control
	O.Controlled-ES-Loading	Controlled loading of the Security IC Embedded Software
Environments	BSI.OE.Resp-Appl	Treatment of User Data of the Composite TOE
	BSI.OE.Process-Sec-IC	Protection during composite product manufacturing
	BSI.OE.Lim-Block-Loader	Limitation of capability and blocking the Loader

### 4.1 Security objectives for the TOE

- BSI.O.Leak-Inherent      Protection against Inherent Information Leakage
- BSI.O.Phys-Probing      Protection against Physical Probing

BSI.O.Malfunction	Protection against Malfunctions
BSI.O.Phys-Manipulation	Protection against Physical Manipulation
BSI.O.Leak-Forced	Protection against Forced Information Leakage
BSI.O.Abuse-Func	Protection against Abuse of Functionality
BSI.O.Identification	TOE Identification
BSI.O.RND	Random Numbers
BSI.O.Cap-Avail-Loader	Capability and Availability of the Loader
AUG1.O.Add-Functions	Additional Specific Security Functionality: The TOE must provide the following specific security functionality to the <b>Security IC</b> Embedded Software: – Triple Data Encryption Standard (TDES), – Advanced Encryption Standard (AES).
AUG4.O.Mem-Access	<b>Dynamic</b> Area based Memory Access Control: The TOE must provide the <b>Security IC</b> Embedded Software with the capability to define <b>dynamic memory segmentation and protection</b> . The TOE must then enforce <b>the defined access rules</b> so that access of software to memory areas is controlled as required, for example, in a multi-application environment.
O.Controlled-ES-Loading	Controlled loading of the Security IC Embedded Software: The TOE must provide the capability to load the Security IC Embedded Software into the NVM, either before TOE delivery, under ST authority, either after TOE delivery, under the composite product manufacturer authority. The TOE must restrict the access to these features. The TOE must provide control means to check the integrity of the loaded user data. This capability is not available in User configuration.

## 4.2 Security objectives for the environment

108 Security Objectives for the Security IC Embedded Software development environment (phase 1):

BSI.OE.Resp-Appl Treatment of User Data of the Composite TOE

109 Security Objectives for the operational Environment (phase 4 up to 6):

BSI.OE.Process-Sec-IC Protection during composite product manufacturing

BSI.OE.Lim-Block-Loader Limitation of capability and blocking the Loader



### 4.3 Security objectives rationale

- 110 The main line of this rationale is that the inclusion of all the security objectives of the [BSI-CC-PP-0084-2014](#) Protection Profile, together with those in [AUG](#), and those introduced in this ST, guarantees that all the security environment aspects identified in [Section 3](#) are addressed by the security objectives stated in this chapter.
- 111 Thus, it is necessary to show that:
- security environment aspects from [AUG](#), are addressed by security objectives stated in this chapter,
  - security objectives from [AUG](#) and from this ST, are suitable (i.e. they address security environment aspects),
  - security objectives from [AUG](#) and from this ST, are consistent with the other security objectives stated in this chapter (i.e. no contradictions).
- 112 The selected augmentations from [AUG](#) introduce the following security environment aspects:
- TOE threat "[Memory Access Violation](#), ([AUG4.T.Mem-Access](#))",
  - organisational security policy "[Additional Specific Security Functionality](#), ([AUG1.P.Add-Functions](#))".
- 113 The augmentation made in this ST introduces the following security environment aspects:
- organisational security policy controlled loading of the Security IC Embedded Software, ([P.Controlled-ES-Loading](#))".
- 114 The justification of the additional policies, and additional threat provided in the next subsections shows that they do not contradict to the rationale already given in the Protection Profile [BSI-CC-PP-0084-2014](#) for the assumptions, policy and threats defined there.

**Table 6. Security Objectives versus Assumptions, Threats or Policies**

Assumption, Threat or Organisational Security Policy	Security Objective	Notes
<a href="#">BSI.A.Resp-Appl</a>	<a href="#">BSI.OE.Resp-Appl</a>	Phase 1
<a href="#">BSI.P.Process-TOE</a>	<a href="#">BSI.O.Identification</a>	Phase 2-3 optional Phase 4
<a href="#">BSI.P.Lim-Block-Loader</a>	<a href="#">BSI.O.Cap-Avail-Loader</a> <a href="#">BSI.OE.Lim-Block-Loader</a>	Phase 5-6 optional Phase 4
<a href="#">BSI.A.Process-Sec-IC</a>	<a href="#">BSI.OE.Process-Sec-IC</a>	Phase 5-6 optional Phase 4
<a href="#">P.Controlled-ES-Loading</a>	<a href="#">O.Controlled-ES-Loading</a>	Phase 4-6
<a href="#">AUG1.P.Add-Functions</a>	<a href="#">AUG1.O.Add-Functions</a>	
<a href="#">BSI.T.Leak-Inherent</a>	<a href="#">BSI.O.Leak-Inherent</a>	
<a href="#">BSI.T.Phys-Probing</a>	<a href="#">BSI.O.Phys-Probing</a>	
<a href="#">BSI.T.Malfunction</a>	<a href="#">BSI.O.Malfunction</a>	

Table 6. Security Objectives versus Assumptions, Threats or Policies (continued)

Assumption, Threat or Organisational Security Policy	Security Objective	Notes
<a href="#">BSI.T.Phys-Manipulation</a>	<a href="#">BSI.O.Phys-Manipulation</a>	
<a href="#">BSI.T.Leak-Forced</a>	<a href="#">BSI.O.Leak-Forced</a>	
<a href="#">BSI.T.Abuse-Func</a>	<a href="#">BSI.O.Abuse-Func</a>	
<a href="#">BSI.T.RND</a>	<a href="#">BSI.O.RND</a>	
<a href="#">AUG4.T.Mem-Access</a>	<a href="#">AUG4.O.Mem-Access</a>	

#### 4.3.1 TOE threat "Memory Access Violation"

- 115 The justification related to the threat "Memory Access Violation, ([AUG4.T.Mem-Access](#))" is as follows:
- 116 According to [AUG4.O.Mem-Access](#) the TOE must enforce the **dynamic memory segmentation and protection** so that access of software to memory areas is controlled. Any restrictions are to be defined by the **Security IC** Embedded Software. Thereby security violations caused by accidental or deliberate access to restricted data (which may include code) can be prevented (refer to [AUG4.T.Mem-Access](#)). The threat [AUG4.T.Mem-Access](#) is therefore removed if the objective is met.
- 117 The added objective for the TOE [AUG4.O.Mem-Access](#) does not introduce any contradiction in the security objectives for the TOE.

#### 4.3.2 Organisational security policy "Additional Specific Security Functionality"

- 118 The justification related to the organisational security policy "Additional Specific Security Functionality, ([AUG1.P.Add-Functions](#))" is as follows:
- 119 Since [AUG1.O.Add-Functions](#) requires the TOE to implement exactly the same specific security functionality as required by [AUG1.P.Add-Functions](#), **and in the very same conditions**, the organisational security policy is covered by the objective.
- 120 Nevertheless the security objectives [BSI.O.Leak-Inherent](#), [BSI.O.Phys-Probing](#), , [BSI.O.Malfunction](#), [BSI.O.Phys-Manipulation](#) and [BSI.O.Leak-Forced](#) define how to implement the specific security functionality required by [AUG1.P.Add-Functions](#). (Note that these objectives support that the specific security functionality is provided in a secure way as expected from [AUG1.P.Add-Functions](#).) Especially [BSI.O.Leak-Inherent](#) and [BSI.O.Leak-Forced](#) refer to the protection of confidential data (User Data or TSF data) in general. User Data are also processed by the specific security functionality required by [AUG1.P.Add-Functions](#).
- 121 The added objective for the TOE [AUG1.O.Add-Functions](#) does not introduce any contradiction in the security objectives for the TOE.

#### 4.3.3 Organisational security policy "Controlled loading of the Security IC Embedded Software"

- 122 The justification related to the organisational security policy "Controlled loading of the Security IC Embedded Software, ([P.Controlled-ES-Loading](#))" is as follows:

- 
- |     |  |
|-----|--|
| 123 | Since <a href="#">O.Controlled-ES-Loading</a> requires the TOE to implement exactly the same specific security functionality as required by <a href="#">P.Controlled-ES-Loading</a> , and in the very same conditions, the organisational security policy is covered by the objective. |
| 124 | The added objective for the TOE <a href="#">O.Controlled-ES-Loading</a> does not introduce any contradiction in the security objectives.   |

## 5 Security requirements (ASE\_REQ)

125 This chapter on security requirements contains a section on security functional requirements (SFRs) for the TOE ([Section 5.1](#)), a section on security assurance requirements (SARs) for the TOE ([Section 5.2](#)), a section on the refinements of these SARs ([Section 5.3](#)) as required by the "[BSI-CC-PP-0084-2014](#)" Protection Profile. This chapter includes a section with the security requirements rationale ([Section 5.4](#)).

### 5.1 Security functional requirements for the TOE

126 Security Functional Requirements (SFRs) from the "[BSI-CC-PP-0084-2014](#)" Protection Profile (PP) are drawn from [CCMB-2017-04-002 R5](#), except the following SFRs, that are **extensions** to [CCMB-2017-04-002 R5](#):

- **FCS\_RNG** Generation of random numbers,
- **FMT\_LIM** Limited capabilities and availability,
- **FAU\_SAS** Audit data storage,
- **FDP\_SDC** Stored data confidentiality.

The reader can find their certified definitions in the text of the "[BSI-CC-PP-0084-2014](#)" Protection Profile.

127 All extensions to the SFRs of the "[BSI-CC-PP-0084-2014](#)" Protection Profiles (PPs) are **exclusively** drawn from [CCMB-2017-04-002 R5](#).

128 All iterations, assignments, selections, or refinements on SFRs have been performed according to section C.4 of [CCMB-2017-04-001 R5](#). They are easily identified in the following text as they appear **as indicated here**. Note that in order to improve readability, iterations are sometimes expressed within tables.

129 In order to ease the definition and the understanding of these security functional requirements, a simplified presentation of the TOE Security Policy (TSP) is given in the following section.

130 The selected security functional requirements for the TOE, their respective origin and type are summarized in [Table 7](#).

**Table 7. Summary of functional security requirements for the TOE**

Label	Title	Addressing	Origin	Type
FRU_FLT.2	Limited fault tolerance	Malfunction	<a href="#">BSI-CC-PP-0084-2014</a>	<a href="#">CCMB-2017-04-002 R5</a>
FPT_FLS.1	Failure with preservation of secure state			

Table 7. Summary of functional security requirements for the TOE (continued)

Label	Title	Addressing	Origin	Type
FMT_LIM.1 / Test	Limited capabilities	Abuse of Test functionality	<a href="#">BSI-CC-PP-0084-2014</a>	Extended
FMT_LIM.2 / Test	Limited availability			
FMT_LIM.1 / Loader	Limited capabilities	Abuse of Loader functionality		
FMT_LIM.2 / Loader	Limited availability			
FAU_SAS.1	Audit storage	Lack of TOE identification	<a href="#">BSI-CC-PP-0084-2014</a> Operated	<a href="#">CCMB-2017-04-002 R5</a>
FDP_SDC.1	Stored data confidentiality	Physical manipulation & probing		
FDP_SDI.2	Stored data integrity monitoring and action			
FPT_PHP.3	Resistance to physical attack			
FDP_ITT.1	Basic internal transfer protection	Leakage	<a href="#">BSI-CC-PP-0084-2014</a>	
FPT_ITT.1	Basic internal TSF data transfer protection			
FDP_IFC.1	Subset information flow control			
FCS_RNG.1	Random number generation	Weak cryptographic quality of random numbers	<a href="#">BSI-CC-PP-0084-2014</a> Operated	Extended
FCS_COP.1	Cryptographic operation	Cipher scheme support	<a href="#">AUG #1</a> Operated	<a href="#">CCMB-2017-04-002 R5</a>
FDP_ACC.2 / Memories	Complete access control	Memory access violation	Security Target Operated	
FDP_ACF.1 / Memories	Security attribute based access control			
FMT_MSA.3 / Memories	Static attribute initialisation	Correct operation	<a href="#">AUG #4</a> Operated	
FMT_MSA.1 / Memories	Management of security attribute			
FMT_SMF.1 / Memories	Specification of management functions		Security Target Operated	

Table 7. Summary of functional security requirements for the TOE (continued)

Label	Title	Addressing	Origin	Type
FDP_ITC.1 / Loader	Import of user data without security attributes	User data loading access violation	Security Target Operated	CCMB-2017-04-002 R5
FDP_ACC.1 / Loader	Subset access control			
FDP_ACF.1 / Loader	Security attribute based access control			
FMT_MSA.3 / Loader	Static attribute initialisation	Correct operation		
FMT_MSA.1 / Loader	Management of security attribute			
FMT_SMR.1 / Loader	Security roles	Abuse of Admin functionality		
FIA_UID.1 / Loader	Timing of identification			
FMT_SMF.1 / Loader	Specification of management functions			

### 5.1.1 Security Functional Requirements from the Protection Profile

#### Limited fault tolerance (FRU\_FLT.2)

- 131 The TSF shall ensure the operation of all the TOE's capabilities when the following failures occur: **exposure to operating conditions which are not detected according to the requirement Failure with preservation of secure state (FPT\_FLS.1).**

#### Failure with preservation of secure state (FPT\_FLS.1)

- 132 The TSF shall preserve a secure state when the following types of failures occur: **exposure to operating conditions which may not be tolerated according to the requirement Limited fault tolerance (FRU\_FLT.2) and where therefore a malfunction could occur.**

#### 133 Refinements:

**The term "failure" above also covers "circumstances". The TOE prevents failures for the "circumstances" defined above.**

**Regarding application note 14 of BSI-CC-PP-0084-2014, the secure state is reached by an immediate interrupt or by a reset, depending on the current context.**

**Regarding application note 15 of BSI-CC-PP-0084-2014, the TOE provides information on the operating conditions monitored during Security IC Embedded Software execution and after a warm reset. No audit requirement is however selected in this Security Target.**

#### Limited capabilities (FMT\_LIM.1) / Test

- 134 The TSF shall be designed and implemented in a manner that limits their capabilities so that in conjunction with "Limited availability (FMT\_LIM.2)" the following policy is enforced: **Limited capability and availability Policy / Test.**

**Limited availability (FMT\_LIM.2) / Test**

- 135 The TSF shall be designed and implemented in a manner that limits their availability so that in conjunction with “Limited capabilities (FMT\_LIM.1) / Test” the following policy is enforced:  
**Limited capability and availability Policy / Test.**

136 *SFP\_1: Limited capability and availability Policy / Test*

*Deploying Test Features after TOE Delivery does not allow User Data of the Composite TOE to be disclosed or manipulated, TSF data to be disclosed or manipulated, software to be reconstructed and no substantial information about construction of TSF to be gathered which may enable other attacks.*

**Audit storage (FAU\_SAS.1)**

- 137 The TSF shall provide **the test process before TOE Delivery** with the capability to store the **Initialisation Data and/or Pre-personalisation Data and/or supplements of the Security IC Embedded Software** in the **NVM**.

**Stored data confidentiality (FDP\_SDC.1)**

- 138 The TSF shall ensure the confidentiality of the information of the user data while it is stored in **all the memory areas where it can be stored**.

**Stored data integrity monitoring and action (FDP\_SDI.2)**

- 139 The TSF shall monitor user data stored in containers controlled by the TSF for **integrity errors** on all objects, based on the following attributes: **user data stored in all possible memory areas, depending on the integrity control attributes**.

- 140 Upon detection of a data integrity error, the TSF shall **signal the error and react**.

**Resistance to physical attack (FPT\_PHP.3)**

- 141 The TSF shall resist **physical manipulation and physical probing**, to the **TSF** by responding automatically such that the SFRs are always enforced.

**142 Refinement:**

***The TSF will implement appropriate mechanisms to continuously counter physical manipulation and physical probing. Due to the nature of these attacks (especially manipulation) the TSF can by no means detect attacks on all of its elements. Therefore, permanent protection against these attacks is required ensuring that security functional requirements are enforced. Hence, “automatic response” means here (i) assuming that there might be an attack at any time and (ii) countermeasures are provided at any time.***

**Basic internal transfer protection (FDP\_ITT.1)**

- 143 The TSF shall enforce the **Data Processing Policy** to prevent the **disclosure** of user data when it is transmitted between physically-separated parts of the TOE.

**Basic internal TSF data transfer protection (FPT\_ITT.1)**

- 144 The TSF shall protect TSF data from **disclosure** when it is transmitted between separate parts of the TOE.

**145 Refinement:**

*The different memories, the CPU and other functional units of the TOE (e.g. a cryptographic co-processor) are seen as separated parts of the TOE.*

*This requirement is equivalent to FDP\_ITT.1 above but refers to TSF data instead of User Data. Therefore, it should be understood as to refer to the same Data Processing Policy defined under FDP\_IFC.1 below.*

#### Subset information flow control (FDP\_IFC.1)

146 The TSF shall enforce the **Data Processing Policy** on *all confidential data when they are processed or transferred by the TOE or by the Security IC Embedded Software.*

#### 147 SFP\_2: Data Processing Policy

*User Data of the Composite TOE and TSF data shall not be accessible from the TOE except when the Security IC Embedded Software decides to communicate the User Data via an external interface. The protection shall be applied to confidential data only but without the distinction of attributes controlled by the Security IC Embedded Software.*

#### Random number generation (FCS\_RNG.1)

148 The TSF shall provide a **physical** random number generator that implements:

- **(PTG.2.1)** *A total failure test detects a total failure of entropy source immediately when the RNG has started. When a total failure is detected, no random numbers will be output.*
- **(PTG.2.2)** *If a total failure of the entropy source occurs while the RNG is being operated, the RNG prevents the output of any internal random number that depends on some raw random numbers that have been generated after the total failure of the entropy source.*
- **(PTG.2.3)** *The online test shall detect non-tolerable statistical defects of the raw random number sequence (i) immediately when the RNG has started, and (ii) while the RNG is being operated. The TSF must not output any random numbers before the power-up online test has finished successfully or when a defect has been detected.*
- **(PTG.2.4)** *The online test procedure shall be effective to detect non-tolerable weaknesses of the random numbers soon.*
- **(PTG.2.5)** *The online test procedure checks the quality of the raw random number sequence. It is triggered externally. The online test is suitable for detecting non-tolerable statistical defects of the statistical properties of the raw random numbers within an acceptable period of time.*

149 The TSF shall provide **octets of bits** that meet

- **(PTG.2.6)** *Test procedure A does not distinguish the internal random numbers from output sequences of an ideal RNG.*
- **(PTG.2.7)** *The average Shannon entropy per internal random bit exceeds 0.997.*

## 5.1.2 Additional Security Functional Requirements for the cryptographic services

#### Cryptographic operation (FCS\_COP.1)

150 The TSF shall perform **the operations in Table 8** in accordance with a specified cryptographic algorithm **in Table 8** and cryptographic key sizes **of Table 8** that meet the **standards in Table 8**.



Table 8. FCS\_COP.1 iterations (cryptographic operations)

Restrict	Iteration label	[assignment: list of cryptographic operations]	[assignment: cryptographic algorithm]	[assignment: cryptographic key sizes]	[assignment: list of standards]
If EDES+	EDES	* encryption * decryption - in Cipher Block Chaining (CBC) mode - in Electronic Code Book (ECB) mode	Triple Data Encryption Standard (TDES)	168 bits	<a href="#">NIST SP 800-67</a> <a href="#">NIST SP 800-38A</a>
If HW-AES	AES	* encryption (cipher) * decryption (inverse cipher) - in Cipher Block Chaining (CBC) mode - in Electronic Code Book (ECB) mode	Advanced Encryption Standard	128, 192 and 256 bits	<a href="#">FIPS PUB 197</a>

### 5.1.3 Additional Security Functional Requirements for the memories protection

- 151 The following SFRs are extensions to "[BSI-CC-PP-0084-2014](#)" Protection Profile (PP), related to the memories protection.

#### Static attribute initialisation (FMT\_MSA.3) / Memories

- 152 The TSF shall enforce the **Dynamic Memory Access Control Policy** to provide **minimally protective**<sup>a)</sup> default values for security attributes that are used to enforce the SFP.
- 153 The TSF shall allow **none** to specify alternative initial values to override the default values when an object or information is created.

Application note:

The security attributes are the set of access rights currently defined. They are dynamically attached to the subjects and objects locations, i.e. each logical address.

#### Management of security attributes (FMT\_MSA.1) / Memories

- 154 The TSF shall enforce the **Dynamic Memory Access Control Policy** to restrict the ability to **modify** the security attributes **current set of access rights** to **software running in privileged mode**.

#### Complete access control (FDP\_ACC.2) / Memories

- 155 The TSF shall enforce the **Dynamic Memory Access Control Policy** on **all subjects (software), all objects (data including code stored in memories)** and all operations among subjects and objects covered by the SFP.
- 156 The TSF shall ensure that all operations between any subject controlled by the TSF and any object controlled by the TSF are covered by an access control SFP.

a. See the Datasheet referenced in [Section 7](#) for actual values.

**Security attribute based access control (FDP\_ACF.1) / Memories**

- 157 The TSF shall enforce the **Dynamic Memory Access Control Policy** to objects based on the following: **software mode, the object location, the operation to be performed, and the current set of access rights.**
- 158 The TSF shall enforce the following rules to determine if an operation among controlled subjects and controlled objects is allowed: **the operation is allowed if and only if the software mode, the object location and the operation matches an entry in the current set of access rights.**
- 159 The TSF shall explicitly authorise access of subjects to objects based on the following additional rules: **none.**
- 160 The TSF shall explicitly deny access of subjects to objects based on the following additional rules: **in Admin or User configuration, any access (read, write, execute) to the OST ROM is denied, and in User configuration, any write access to the ST NVM is denied.**
- 161 **Note:** It should be noted that this level of policy detail is not needed at the application level. The composite Security Target writer should describe the ES access control and information flow control policies instead. Within the ES High Level Design description, the chosen setting of IC security attributes would be shown to implement the described policies relying on the IC SFP presented here.
- 162 The following SFP **Dynamic Memory Access Control Policy** is defined for the requirement "Security attribute based access control (FDP\_ACF.1) / Memories":
- 163 **SFP\_3: Dynamic Memory Access Control Policy**
- The TSF must control read, write, execute accesses of software to data, based on the software mode and on the current set of access rights.*

**Specification of management functions (FMT\_SMF.1) / Memories**

- 164 The TSF will be able to perform the following management functions: **modification of the current set of access rights security attributes by software running in privileged mode, supporting the Dynamic Memory Access Control Policy.**

#### **5.1.4 Additional Security Functional Requirements related to the possible availability of final test and loading capabilities in phases 4 to 6 of the TOE life-cycle**

**Limited capabilities (FMT\_LIM.1) / Loader**

- 165 The TSF shall be designed and implemented in a manner that limits its capabilities so that in conjunction with "Limited availability (FMT\_LIM.2)" the following policy is enforced: **Loader Limited capability Policy.**
- 166 **SFP\_4: Loader Limited capability Policy**
- 167 *Deploying Loader functionality after blocking of the loader does not allow stored user data to be disclosed or manipulated by unauthorized user.*

**Limited availability (FMT\_LIM.2) / Loader**

- 168 The TSF shall be designed and implemented in a manner that limits its availability so that in conjunction with "Limited capabilities (FMT\_LIM.1)" the following policy is enforced: **Loader Limited availability Policy.**

169      SFP\_5: Loader Limited availability Policy

170      *The TSF prevents deploying the Loader functionality after blocking of the loader.*

**Import of user data without security attributes (FDP\_ITC.1) / Loader**

171      The TSF shall enforce the **Loading Access Control Policy** when importing user data, controlled under the SFP, from outside of the TOE.

172      The TSF shall ignore any security attributes associated with the User data when imported from outside of the TOE.

173      The TSF shall enforce the following rules when importing user data controlled under the SFP from outside of the TOE:

- ***the integrity of the loaded user data is checked at the end of each loading session,***
- ***the loaded user data is received encrypted, internally decrypted, then stored into the NVM.***

**Static attribute initialisation (FMT\_MSA.3) / Loader**

174      The TSF shall enforce the **Loading Access Control Policy** to provide **restrictive** default values for security attributes that are used to enforce the SFP.

175      The TSF shall allow **none** to specify alternative initial values to override the default values when an object or information is created.

**Management of security attributes (FMT\_MSA.1) / Loader**

176      The TSF shall enforce the **Loading Access Control Policy** to restrict the ability to **modify** the security attributes **remaining loading sessions** to **the Loader Administrator**.

**Subset access control (FDP\_ACC.1) / Loader**

177      The TSF shall enforce the **Loading Access Control Policy** on **all subjects, object NVM and all commands**.

**Security attribute based access control (FDP\_ACF.1) / Loader**

178      The TSF shall enforce the **Loading Access Control Policy** to objects based on the following: **the TOE mode, the user authenticated role, the remaining loading sessions and the requested command, according to the fixed loader access rights**.

179      The TSF shall enforce the following rules to determine if an operation among controlled subjects and controlled objects is allowed: **the command is allowed if and only if the TOE mode, the user authenticated role, the remaining loading sessions and the requested command match an entry in the fixed loader access rights**.

180      The TSF shall explicitly authorise access of subjects to objects based on the following additional rules: **none**.

181      The TSF shall explicitly deny access of subjects to objects based on the following additional rules: **in User mode, no loader command is deployed**.

182      The following SFP **Loading Access Control Policy** is defined for the requirement "Security attribute based access control (FDP\_ACF.1) / Loader":

183      SFP\_6: Loading Access Control Policy

- 184 The TSF must enforce that only authorised users are allowed to download User code and data into the User NVM or to set the product profile.  
The TSF must enforce that only authorised users are allowed to be administrator of the provided loader functionality.  
The TSF controls access to the loader functionality based on the TOE mode, the user authenticated role, the remaining loading sessions and the requested command according to the fixed loader access rights.

#### Specification of management functions (FMT\_SMF.1) / Loader

- 185 The TSF will be able to perform the following management functions: **change the TOE mode, change the user role, change the remaining sessions.**

#### Security roles (FMT\_SMR.1) / Loader

- 186 The TSF shall maintain the roles: **Loader and Loader Administrator.**  
187 The TSF shall be able to associate users with roles.

#### Timing of identification (FIA\_UID.1) / Loader

- 188 The TSF shall allow **boot and authentication command** on behalf of the user to be performed before the user is identified.  
189 The TSF shall require each user to be successfully identified before allowing any other TSF mediated actions on behalf of that user.

## 5.2 TOE security assurance requirements

- 190 Security Assurance Requirements for the TOE for the evaluation of the TOE are those taken from the Evaluation Assurance Level 5 (EAL5) and augmented by taking the following components:
- ALC\_DVS.2 and AVA\_VAN.5.
  - ALC\_FLR.2.
- 191 Regarding application note 22 of [BSI-CC-PP-0084-2014](#), the continuously increasing maturity level of evaluations of Security ICs justifies the selection of a higher-level assurance package.  
The component ALC\_FLR.2 is chosen as an augmentation in this ST because a solid flaw management is key for the continuous improvement of the security IC platforms, especially on markets which need highly resistant and long lasting products.
- 192 The set of security assurance requirements (SARs) is presented in [Table 9](#), indicating the origin of the requirement.

**Table 9. TOE security assurance requirements**

Label	Title	Origin
ADV_ARC.1	Security architecture description	EAL5/ <a href="#">BSI-CC-PP-0084-2014</a>
ADV_FSP.5	Complete semi-formal functional specification with additional error information	EAL5
ADV_IMP.1	Implementation representation of the TSF	EAL5/ <a href="#">BSI-CC-PP-0084-2014</a>

Table 9. TOE security assurance requirements (continued)

Label	Title	Origin
ADV_INT.2	Well-structured internals	EAL5
ADV_TDS.4	Semiformal modular design	EAL5
AGD_OPE.1	Operational user guidance	EAL5/ <a href="#">BSI-CC-PP-0084-2014</a>
AGD_PRE.1	Preparative procedures	EAL5/ <a href="#">BSI-CC-PP-0084-2014</a>
ALC_CMC.4	Production support, acceptance procedures and automation	EAL5/ <a href="#">BSI-CC-PP-0084-2014</a>
ALC_CMS.5	Development tools CM coverage	EAL5
ALC_DEL.1	Delivery procedures	EAL5/ <a href="#">BSI-CC-PP-0084-2014</a>
ALC_DVS.2	Sufficiency of security measures	<a href="#">BSI-CC-PP-0084-2014</a>
ALC_FLR.2	Flaw reporting procedures	Security Target
ALC_LCD.1	Developer defined life-cycle model	EAL5/ <a href="#">BSI-CC-PP-0084-2014</a>
ALC_TAT.2	Compliance with implementation standards	EAL5
ASE_CCL.1	Conformance claims	EAL5/ <a href="#">BSI-CC-PP-0084-2014</a>
ASE_ECD.1	Extended components definition	EAL5/ <a href="#">BSI-CC-PP-0084-2014</a>
ASE_INT.1	ST introduction	EAL5/ <a href="#">BSI-CC-PP-0084-2014</a>
ASE_OBJ.2	Security objectives	EAL5/ <a href="#">BSI-CC-PP-0084-2014</a>
ASE_REQ.2	Derived security requirements	EAL5/ <a href="#">BSI-CC-PP-0084-2014</a>
ASE_SPD.1	Security problem definition	EAL5/ <a href="#">BSI-CC-PP-0084-2014</a>
ASE_TSS.1	TOE summary specification	EAL5/ <a href="#">BSI-CC-PP-0084-2014</a>
ATE_COV.2	Analysis of coverage	EAL5/ <a href="#">BSI-CC-PP-0084-2014</a>
ATE_DPT.3	Testing: modular design	EAL5
ATE_FUN.1	Functional testing	EAL5/ <a href="#">BSI-CC-PP-0084-2014</a>
ATE_IND.2	Independent testing - sample	EAL5/ <a href="#">BSI-CC-PP-0084-2014</a>
AVA_VAN.5	Advanced methodical vulnerability analysis	<a href="#">BSI-CC-PP-0084-2014</a>

### 5.3 Refinement of the security assurance requirements

- 193 As [BSI-CC-PP-0084-2014](#) defines refinements for selected SARs, these refinements are also claimed in this Security Target.
- 194 The main customizing is that the IC Dedicated Software is an operational part of the TOE after delivery, although it is mainly not available to the user.
- 195 Regarding application note 23 of [BSI-CC-PP-0084-2014](#), the refinements for all the assurance families have been reviewed for the hierarchically higher-level assurance components selected in this Security Target.
- 196 The text of the impacted refinements of [BSI-CC-PP-0084-2014](#) is reproduced in the next sections.

197 For reader's ease, an impact summary is provided in [Table 10](#).

**Table 10.** Impact of EAL5 selection on [BSI-CC-PP-0084-2014](#) refinements

Assurance Family	<a href="#">BSI-CC-PP-0084-2014</a> Level	ST Level	Impact on refinement
ADO_DEL	1	1	None
ALC_DVS	2	2	None
ALC_CMS	4	5	None, refinement is still valid
ALC_CMC	4	4	None
ADV_ARC	1	1	None
ADV_FSP	4	5	Presentation style changes, IC Dedicated Software is included
ADV_IMP	1	1	None
ATE_COV	2	2	IC Dedicated Software is included
AGD_OPE	1	1	None
AGD_PRE	1	1	None
AVA_VAN	5	5	None

### 5.3.1 Refinement regarding functional specification (ADV\_FSP)

198 ~~Although the IC Dedicated Test Software is a part of the TOE, the test functions of the IC Dedicated Test Software are not described in the Functional Specification because the IC Dedicated Test Software is considered as a test tool delivered with the TOE but not providing security functions for the operational phase of the TOE.~~ **The IC Dedicated Software provides security functionalities as soon as the TOE becomes operational (boot software). These are properly identified in the delivered documentation.**

199 The Functional Specification **refers to datasheet to** trace security features that do not provide any external interface but that contribute to fulfil the SFRs e.g. like physical protection. Thereby they are part of the complete instantiation of the SFRs.

200 The Functional Specification **refers to design specifications to detail the** mechanisms against physical attacks **described** in a more general way only, but detailed enough to be able to support Test Coverage Analysis also for those mechanisms where inspection of the layout is of relevance or tests beside the TSFI may be needed.

201 The Functional Specification **refers to data sheet to** specify operating conditions of the TOE. These conditions include but are not limited to the frequency of the clock, the power supply, and the temperature.

202 All functions and mechanisms which control access to the functions provided by the IC Dedicated Test Software (refer to the security functional requirement (FMT\_LIM.2)) **are part of the** Functional Specification. Details will be given in the document for ADV\_ARC, ~~refer to Section 6.2.1.5.~~ In addition, all these functions and mechanisms **are** subsequently be refined according to all relevant requirements of the Common Criteria assurance class ADV because these functions and mechanisms are active after TOE Delivery and need to be part

of the assurance aspects Tests (class ATE) and Vulnerability Assessment (class AVA). Therefore, all necessary information **is** provided to allow tests and vulnerability assessment.

- 203 Since the selected higher-level assurance component requires a security functional specification presented in a “semi-formal style” (ADV\_FSP.5.2C) the changes affect the style of description, the [BSI-CC-PP-0084-2014](#) refinements can be applied with changes covering the IC Dedicated Test Software and are valid for ADV\_FSP.5.

### 5.3.2 Refinement regarding test coverage (ATE\_COV)

- 204 The TOE **is** tested under different operating conditions within the specified ranges. These conditions include but are not limited to the frequency of the clock, the power supply, and the temperature. This means that “Fault tolerance (FRU\_FLT.2)” **is** proven for the complete TSF. The tests ~~must~~ also cover functions which may be affected by “ageing” (such as EEPROM writing).
- 205 The existence and effectiveness of measures against physical attacks (as specified by the functional requirement FPT\_PHP.3) cannot be tested in a straightforward way. Instead **STMicroelectronics provides** evidence that the TOE actually has the particular physical characteristics (especially layout design principles). This **is** done by checking the layout (implementation or actual) in an appropriate way. The required evidence pertains to the existence of mechanisms against physical attacks (unless being obvious).
- 206 ~~The IC Dedicated Test Software is seen as a “test tool” being delivered as part of the TOE. However, the Test Features do not provide security functionality. Therefore, Test Features need not to be covered by the Test Coverage Analysis but all functions and mechanisms which limit the capability of the functions (cf. FMT\_LIM.1) and control access to the functions (cf. FMT\_LIM.2) provided by the IC Dedicated Test Software must be part of the Test Coverage Analysis. The IC Dedicated Software provides security functionalities as soon as the TOE becomes operational (boot software). These are part of the Test Coverage Analysis.~~

## 5.4 Security Requirements rationale

### 5.4.1 Rationale for the Security Functional Requirements

- 207 Just as for the security objectives rationale of [Section 4.3](#), the main line of this rationale is that the inclusion of all the security requirements of the [BSI-CC-PP-0084-2014](#) Protection Profile, together with those in [AUG](#), and with those introduced in this Security Target, guarantees that all the security objectives identified in [Section 4](#) are suitably addressed by the security requirements stated in this chapter, and that the latter together form an internally consistent whole.

Table 11. Security Requirements versus Security Objectives

Security Objective	TOE Security Functional and Assurance Requirements
<a href="#">BSI.O.Leak-Inherent</a>	<a href="#">Basic internal transfer protection FDP_ITT.1</a> <a href="#">Basic internal TSF data transfer protection FPT_ITT.1</a> <a href="#">Subset information flow control FDP_IFC.1</a>
<a href="#">BSI.O.Phys-Probing</a>	<a href="#">Stored data confidentiality FDP_SDC.1</a> <a href="#">Resistance to physical attack FPT_PHP.3</a>



Table 11. Security Requirements versus Security Objectives

Security Objective	TOE Security Functional and Assurance Requirements
<i>BSI.O.Malfunction</i>	<i>Limited fault tolerance FRU_FLT.2</i> <i>Failure with preservation of secure state FPT_FLS.1</i>
<i>BSI.O.Phys-Manipulation</i>	<i>Stored data integrity monitoring and action FDP_SDI.2</i> <i>Resistance to physical attack FPT_PHP.3</i>
<i>BSI.O.Leak-Forced</i>	<i>All requirements listed for BSI.O.Leak-Inherent</i> <i>FDP_ITT.1, FPT_ITT.1, FDP_IFC.1</i> <i>plus those listed for BSI.O.Malfunction and BSI.O.Phys-Manipulation</i> <i>FRU_FLT.2, FPT_FLS.1, FDP_SDI.2, FPT_PHP.3</i>
<i>BSI.O.Abuse-Func</i>	<i>Limited capabilities FMT_LIM.1 / Test</i> <i>Limited availability FMT_LIM.2 / Test</i> <i>plus those for BSI.O.Leak-Inherent, BSI.O.Phys-Probing,</i> <i>BSI.O.Malfunction, BSI.O.Phys-Manipulation, BSI.O.Leak-Forced</i> <i>FDP_ITT.1, FPT_ITT.1, FDP_IFC.1, FDP_SDC.1, FDP_SDI.2,</i> <i>FPT_PHP.3, FRU_FLT.2, FPT_FLS.1</i>
<i>BSI.O.Identification</i>	<i>Audit storage FAU_SAS.1</i>
<i>BSI.O.RND</i>	<i>Random number generation FCS_RNG.1</i> <i>plus those for BSI.O.Leak-Inherent, BSI.O.Phys-Probing,</i> <i>BSI.O.Malfunction, BSI.O.Phys-Manipulation, BSI.O.Leak-Forced</i> <i>FDP_ITT.1, FPT_ITT.1, FDP_IFC.1, FDP_IFC.1, FDP_SDC.1,</i> <i>FPT_PHP.3, FRU_FLT.2, FPT_FLS.1</i>
<i>BSI.OE.Resp-Appl</i>	<i>Not applicable</i>
<i>BSI.OE.Process-Sec-IC</i>	<i>Not applicable</i>
<i>AUG1.O.Add-Functions</i>	<i>Cryptographic operation FCS_COP.1</i>
<i>AUG4.O.Mem-Access</i>	<i>Complete access control FDP_ACC.2 / Memories</i> <i>Security attribute based access control FDP_ACF.1 / Memories</i> <i>Static attribute initialisation FMT_MSA.3 / Memories</i> <i>Management of security attribute FMT_MSA.1 / Memories</i> <i>Specification of management functions FMT_SMF.1 / Memories</i>
<i>BSI.O.Cap-Avail-Loader</i>	<i>Limited capabilities FMT_LIM.1 / Loader</i> <i>Limited availability FMT_LIM.2 / Loader</i>
<i>O.Controlled-ES-Loading</i>	<i>Import of user data without security attributes FDP_ITC.1 / Loader</i> <i>Subset access control FDP_ACC.1 / Loader</i> <i>Security attribute based access control FDP_ACF.1 / Loader</i> <i>Static attribute initialisation FMT_MSA.3 / Loader</i> <i>Management of security attribute FMT_MSA.1 / Loader</i> <i>Specification of management functions FMT_SMF.1 / Loader</i> <i>Security roles FMT_SMR.1 / Loader</i> <i>Timing of identification FIA_UID.1 / Loader</i>



- 208 As origins of security objectives have been carefully kept in their labelling, and origins of security requirements have been carefully identified in [Table 7](#) and [Table 11](#), it can be verified that the justifications provided by the [BSI-CC-PP-0084-2014](#) Protection Profile and [AUG](#) can just be carried forward to their union.
- 209 From [Table 5](#), it is straightforward to identify additional security objectives for the TOE ([AUG1.O.Add-Functions](#) and [AUG4.O.Mem-Access](#)) tracing back to [AUG](#), and an additional objective ([O.Controlled-ES-Loading](#)) introduced in this Security Target. This rationale must show that security requirements suitably address them all.
- 210 Furthermore, a careful observation of the requirements listed in [Table 7](#) and [Table 11](#) shows that:
- there are security requirements introduced from [AUG](#) ([FCS\\_COP.1](#), [FDP\\_ACC.2 / Memories](#), [FDP\\_ACF.1 / Memories](#), [FMT\\_MSA.3 / Memories](#) and [FMT\\_MSA.1 / Memories](#)),
  - there are additional security requirements introduced by this Security Target ([FDP\\_ITC.1 / Loader](#), [FDP\\_ACC.1 / Loader](#), [FDP\\_ACF.1 / Loader](#), [FMT\\_MSA.3 / Loader](#), [FMT\\_MSA.1 / Loader](#), [FMT\\_SMF.1 / Loader](#), [FMT\\_SMR.1 / Loader](#), [FIA\\_UID.1 / Loader](#), [FMT\\_SMF.1 / Memories](#), and various assurance requirements of EAL5+).
- 211 Though it remains to show that:
- security objectives from this Security Target and from [AUG](#) are addressed by security requirements stated in this chapter,
  - additional security requirements from this Security Target and from [AUG](#) are mutually supportive with the security requirements from the [BSI-CC-PP-0084-2014](#) Protection Profile, and they do not introduce internal contradictions,
  - all dependencies are still satisfied.
- 212 The justification that the additional security objectives are suitably addressed, that the additional security requirements are mutually supportive and that, together with those already in [BSI-CC-PP-0084-2014](#), they form an internally consistent whole, is provided in the next subsections.

## 5.4.2 Additional security objectives are suitably addressed

### Security objective “Dynamic Area based Memory Access Control ([AUG4.O.Mem-Access](#))”

- 213 The justification related to the security objective “**Dynamic** Area based Memory Access Control ([AUG4.O.Mem-Access](#))” is as follows:
- 214 The security functional requirements “**Complete access control** ([FDP\\_ACC.2](#)) / **Memories**” and “**Security attribute based access control** ([FDP\\_ACF.1](#)) / **Memories**”, with the related Security Function Policy (SFP) “**Dynamic Memory Access Control Policy**” exactly require to implement a **Dynamic** area based memory access control as demanded by [AUG4.O.Mem-Access](#). Therefore, [FDP\\_ACC.2 / Memories](#) and [FDP\\_ACF.1 / Memories](#) with **their** SFP **are** suitable to meet the security objective.
- 215 The security functional requirement “**Static attribute initialisation** ([FMT\\_MSA.3](#)) / **Memories**” requires that the TOE provides default values for security attributes. The ability to update the security attributes is restricted to privileged subject(s) **as further detailed in the security functional requirement “Management of security attributes** ([FMT\\_MSA.1](#)) / **Memories**”. These management functions ensure that the required access control can be realised using the functions provided by the TOE.

### Security objective “Additional Specific Security Functionality (*AUG1.O.Add-Functions*)”

216 The justification related to the security objective “Additional Specific Security Functionality (*AUG1.O.Add-Functions*)” is as follows:

217 The security functional requirements “*Cryptographic operation (FCS\_COP.1)*” and “*Additional Security Functional Requirements for the memories protection*” exactly require those functions to be implemented that are demanded by *AUG1.O.Add-Functions*. Therefore, *FCS\_COP.1* is suitable to meet the security objective.

### Security objective “Controlled loading of the Security IC Embedded Software (*O.Controlled-ES-Loading*)”

218 The justification related to the security objective “Controlled loading of the Security IC Embedded Software (*O.Controlled-ES-Loading*)” is as follows:

219 The security functional requirements “*Import of user data without security attributes (FDP\_ITC.1) / Loader*”, “*Subset access control (FDP\_ACC.1) / Loader*” and “*Security attribute based access control (FDP\_ACF.1) / Loader*”, with the related Security Function Policy (SFP) “Loading Access Control Policy” exactly require to implement a controlled loading of the Security IC Embedded Software as demanded by *O.Controlled-ES-Loading*. Therefore, *FDP\_ITC.1 / Loader*, *FDP\_ACC.1 / Loader* and *FDP\_ACF.1 / Loader* with their SFP are suitable to meet the security objective.

220 The security functional requirement “*Static attribute initialisation (FMT\_MSA.3) / Loader*” requires that the TOE provides default values for security attributes. The ability to update the security attributes is restricted to privileged subject(s) as further detailed in the security functional requirement “*Management of security attributes (FMT\_MSA.1) / Loader*”. The security functional requirements “*Security roles (FMT\_SMR.1) / Loader*” and “*Timing of identification (FIA\_UID.1) / Loader*” specifies the roles that the TSF recognises and the actions authorised before their identification. The security functional requirement “*Specification of management functions (FMT\_SMF.1) / Loader*” provides additional controlled facility for adapting the loader behaviour to the user’s needs. These management functions ensure that the required access control, associated to the loading feature, can be realised using the functions provided by the TOE.

## 5.4.3 Additional security requirements are consistent

### “Cryptographic operation (*FCS\_COP.1*)”

221 This security requirement have already been argued in *Section : Security objective “Additional Specific Security Functionality (*AUG1.O.Add-Functions*)”* above.

### “Static attribute initialisation (*FMT\_MSA.3 / Memories*), Management of security attributes (*FMT\_MSA.1 / Memories*), Complete access control (*FDP\_ACC.2 / Memories*), Security attribute based access control (*FDP\_ACF.1 / Memories*)”

222 These security requirements have already been argued in *Section : Security objective “Dynamic Area based Memory Access Control (*AUG4.O.Mem-Access*)”* above.

"Import of user data without security attribute ([FDP\\_ITC.1 / Loader](#)),  
 Static attribute initialisation ([FMT\\_MSA.3 / Loader](#)),  
 Management of security attributes ([FMT\\_MSA.1 / Loader](#)),  
 Subset access control ([FDP\\_ACC.1 / Loader](#)),  
 Security attribute based access control ([FDP\\_ACF.1 / Loader](#)),  
 Specification of management function ([FMT\\_SMF.1 / Loader](#)),  
 Security roles ([FMT\\_SMR.1 / Loader](#)),  
 Timing of identification([FIA\\_UID.1 / Loader](#))"

223 These security requirements have already been argued in [Section : Security objective "Controlled loading of the Security IC Embedded Software \(O.Controlled-ES-Loading\)"](#) above.

#### 5.4.4 Dependencies of Security Functional Requirements

224 All dependencies of Security Functional Requirements have been fulfilled in this Security Target except :

- those justified in the [BSI-CC-PP-0084-2014](#) Protection Profile security requirements rationale,
- those justified in [AUG](#) security requirements rationale,
- the dependency of [FCS\\_COP.1](#) on FCS\_CKM.4 (see discussion below).

225 Details are provided in [Table 12](#) below.

**Table 12. Dependencies of security functional requirements**

Label	Dependencies	Fulfilled by security requirements in this Security Target	Dependency already in <a href="#">BSI-CC-PP-0084-2014</a> or in <a href="#">AUG</a>
FRU_FLT.2	FPT_FLS.1	Yes	Yes, <a href="#">BSI-CC-PP-0084-2014</a>
FPT_FLS.1	None	No dependency	Yes, <a href="#">BSI-CC-PP-0084-2014</a>
FMT_LIM.1 / Test	FMT_LIM.2 / Test	Yes	Yes, <a href="#">BSI-CC-PP-0084-2014</a>
FMT_LIM.2 / Test	FMT_LIM.1 / Test	Yes	Yes, <a href="#">BSI-CC-PP-0084-2014</a>
FMT_LIM.1 / Loader	FMT_LIM.2 / Loader	Yes	Yes, <a href="#">BSI-CC-PP-0084-2014</a>
FMT_LIM.2 / Loader	FMT_LIM.1 / Loader	Yes	Yes, <a href="#">BSI-CC-PP-0084-2014</a>
FAU_SAS.1	None	No dependency	Yes, <a href="#">BSI-CC-PP-0084-2014</a>
FDP_SDC.1	None	No dependency	Yes, <a href="#">BSI-CC-PP-0084-2014</a>
FDP_SDI.2	None	No dependency	Yes, <a href="#">BSI-CC-PP-0084-2014</a>
FPT_PHP.3	None	No dependency	Yes, <a href="#">BSI-CC-PP-0084-2014</a>
FDP_ITT.1	FDP_ACC.1 or FDP_IFC.1	Yes	Yes, <a href="#">BSI-CC-PP-0084-2014</a>
FPT_ITT.1	None	No dependency	Yes, <a href="#">BSI-CC-PP-0084-2014</a>
FDP_IFC.1	FDP_IFT.1	No, see <a href="#">BSI-CC-PP-0084-2014</a>	Yes, <a href="#">BSI-CC-PP-0084-2014</a>
FCS_RNG.1	None	No dependency	Yes, <a href="#">BSI-CC-PP-0084-2014</a>

Table 12. Dependencies of security functional requirements (continued)

Label	Dependencies	Fulfilled by security requirements in this Security Target	Dependency already in <a href="#">BSI-CC-PP-0084-2014</a> or in <a href="#">AUG</a>
FCS_COP.1	[FDP_ITC.1 or FDP_ITC.2 or FCS_CKM.1]	Yes, by FDP_ITC.1, see discussion below	Yes, <a href="#">AUG #1</a>
	FCS_CKM.4	No, see discussion below	
FDP_ACC.2 / Memories	FDP_ACF.1 / Memories	Yes	<b>No</b> , <a href="#">CCMB-2017-04-002 R5</a>
FDP_ACF.1 / Memories	FDP_ACC.1 / Memories	Yes, by FDP_ACC.2 / Memories	Yes, <a href="#">AUG #4</a>
	FMT_MSA.3 / Memories	Yes	
FMT_MSA.3 / Memories	FMT_MSA.1 / Memories	Yes	Yes, <a href="#">AUG #4</a>
	FMT_SMR.1 / Memories	No, see <a href="#">AUG #4</a>	
FMT_MSA.1 / Memories	[FDP_ACC.1 / Memories or FDP_IFC.1]	Yes, by FDP_ACC.2 / Memories and FDP_IFC.1	Yes, <a href="#">AUG #4</a>
	FMT_SMF.1 / Memories	Yes	<b>No</b> , <a href="#">CCMB-2017-04-002 R5</a>
	FMT_SMR.1 / Memories	No, see <a href="#">AUG #4</a>	Yes, <a href="#">AUG #4</a>
FMT_SMF.1 / Memories	None	No dependency	<b>No</b> , <a href="#">CCMB-2017-04-002 R5</a>
FMT_ITC.1 / Loader	[FDP_ACC.1 / Loader or FDP_IFC.1]	Yes	<b>No</b> , <a href="#">CCMB-2017-04-002 R5</a>
	FMT_MSA.3 / Loader	Yes	
FDP_ACC.1 / Loader	FDP_ACF.1 / Loader	Yes	<b>No</b> , <a href="#">CCMB-2017-04-002 R5</a>
FDP_ACF.1 / Loader	FDP_ACC.1 / Loader	Yes	<b>No</b> , <a href="#">CCMB-2017-04-002 R5</a>
	FMT_MSA.3 / Loader	Yes	
FMT_MSA.3 / Loader	FMT_MSA.1 / Loader	Yes	<b>No</b> , <a href="#">CCMB-2017-04-002 R5</a>
	FMT_SMR.1 / Loader	Yes	

Table 12. Dependencies of security functional requirements (continued)

Label	Dependencies	Fulfilled by security requirements in this Security Target	Dependency already in <i>BSI-CC-PP-0084-2014</i> or in <i>AUG</i>
FMT_MSA.1 / Loader	[FDP_ACC.1 / Loader or FDP_IFC.1]	Yes	<b>No</b> , <i>CCMB-2017-04-002 R5</i>
	FDP_SMF.1 / Loader	Yes	
	FDP_SMR.1 / Loader	Yes	
FMT_SMR.1 / Loader	FIA_UID.1 / Loader	Yes	<b>No</b> , <i>CCMB-2017-04-002 R5</i>
FIA_UID.1 / Loader	None	No dependency	<b>No</b> , <i>CCMB-2017-04-002 R5</i>
FDP_SMF.1 / Loader	None	No dependency	<b>No</b> , <i>CCMB-2017-04-002 R5</i>

226 Part 2 of the Common Criteria defines the dependency of "*Cryptographic operation (FCS\_COP.1)*" on "Import of user data without security attributes (FDP\_ITC.1)" or "Import of user data with security attributes (FDP\_ITC.2)". In this particular TOE, "*Import of user data without security attributes (FDP\_ITC.1) / Loader*" may be used for the purpose of creating cryptographic keys, but also, the ES has all possibilities to implement its own creation function, in conformance with its security policy.

227 Part 2 of the Common Criteria defines the dependency of "*Cryptographic operation (FCS\_COP.1)*" on "Cryptographic key destruction (FCS\_CKM.4)". In this particular TOE, there is no specific function for the destruction of the keys. The ES has all possibilities to implement its own destruction function, in conformance with its security policy. Therefore, FCS\_CKM.4 is not defined in this ST.

### 5.4.5 Rationale for the Assurance Requirements

#### Security assurance requirements added to reach EAL5 (*Table 9*)

228 Regarding application note 22 of *BSI-CC-PP-0084-2014*, this Security Target chooses EAL5 with augmentations because developers and users require a high level of independently assured security in a planned development and require a rigorous development approach without incurring unreasonable costs attributable to specialist security engineering techniques.

229 EAL5 represents a meaningful increase in assurance from EAL4 by requiring semiformal design descriptions, a more structured (and hence analyzable) architecture, and improved mechanisms and/or procedures that provide confidence that the TOE will not be tampered during development.

The component ALC\_FLR.2 is chosen as an augmentation in this ST because a solid flaw management is key for the continuous improvement of the security IC platforms, especially on markets which need highly resistant and long lasting products.

230 The assurance components in an evaluation assurance level (EAL) are chosen in a way that they build a mutually supportive and complete set of components. All dependencies introduced by the requirements chosen for augmentation are fulfilled. Therefore, these

components add additional assurance to EAL5, but the mutual support of the requirements and the internal consistency is still guaranteed.

- 231 Note that detailed and updated refinements for assurance requirements are given in [Section 5.3](#).

### **Dependencies of assurance requirements**

- 232 Dependencies of security assurance requirements are fulfilled by the EAL5 package selection.

- 233 The augmentation to this package identified in paragraph [190](#) does not introduce dependencies not already satisfied by the EAL5 package, and is considered as consistent augmentation:

- ALC\_FLR.2 has no dependency.

## 6 TOE summary specification (ASE\_TSS)

234 This section demonstrates how the TOE meets each Security Functional Requirement, which will be further detailed in the ADV\_FSP documents.

### 6.1 Limited fault tolerance (FRU\_FLT.2)

235 The TSF provides limited fault tolerance, by managing a certain number of faults or errors that may happen, related to random number generation, power supply, data flows and cryptographic operations, thus preventing risk of malfunction.

### 6.2 Failure with preservation of secure state (FPT\_FLS.1)

236 The TSF provides preservation of secure state by detecting and managing the following failures:

- High voltage supply
- Glitches,
- Die integrity violation detection,
- External clock incorrect frequency,
- Errors on memories and registers
- MPU errors,
- CPU errors,
- Watchdog reset,
- Faults on crypto processors or libraries,
- etc...

237 The secure state is reached by an immediate reset and run.

238 The ES can generate a software reset

### 6.3 Limited capabilities (FMT\_LIM.1) / Test

239 The TSF ensures that only very limited test capabilities are available in User configuration, in accordance with SFP\_1: Limited capability and availability Policy / Test.

### 6.4 Limited capabilities (FMT\_LIM.1) / Loader

240 The TSF ensures that the Secure Flash Loader and the final test capabilities are unavailable in User configuration, in accordance with SFP\_4: Loader Limited capability Policy.

### 6.5 Limited availability (FMT\_LIM.2) / Test & (FMT\_LIM.2) / Loader

241 The TOE is either in Test, Admin (aka Issuer) or User configuration.

- 242 The only authorised TOE configuration modifications are:
- Test to Admin configuration,
  - Test to User configuration,
  - Admin to User configuration.
- 243 In Admin configuration, the TOE is either in Final Test OS, Install Mode, User Emulation Mode or Diagnosis Mode.
- 244 In User configuration, the TOE is either in User Mode or Diagnosis Mode.
- 245 The TSF ensures the switching and the control of TOE configuration.
- 246 The TSF reduces the available features depending on the TOE configuration:
- the full test features are unavailable in User and Admin configuration,
  - the Secure Flash Loader and the Final Test OS are unavailable in User configuration,
  - the diagnosis test features are protected in User configuration.

## **6.6 Stored data confidentiality (FDP\_SDC.1)**

- 247 The TSF ensures confidentiality of the User Data, thanks to the following features:
- Memories scrambling and encryption,
  - Protection of NVM sectors,
  - MPU,
  - LPU.

## **6.7 Stored data integrity monitoring and action (FDP\_SDI.2)**

- 248 The TSF ensures stored data integrity, thanks to the following features:
- Memories parity control,
  - Protection of NVM sectors,
  - MPU,
  - LPU.

## **6.8 Audit storage (FAU\_SAS.1)**

- 249 In User configuration, the TOE provides commands to store data and/or pre-personalisation data and/or supplements of the ES in the NVM. These commands are only available to authorized processes, and only until phase 6.

## **6.9 Resistance to physical attack (FPT\_PHP.3)**

- 250 The TSF ensures resistance to physical tampering, thanks to the following features:
- The TOE implements a set of countermeasures that reduce the exploitability of physical probing.
  - The TOE is physically protected by active shields that command an automatic reaction on die integrity violation detection.



## 6.10 Basic internal transfer protection (FDP\_ITT.1), Basic internal TSF data transfer protection (FPT\_ITT.1) & Subset information flow control (FDP\_IFC.1)

251 The TSF prevents the disclosure of internal and user data thanks to:

- Memories scrambling and encryption,
- Bus encryption,
- RAM content destruction and register cleaning upon reset,
- Clocks jittering,
- Mechanisms for operation execution concealment.

## 6.11 Random number generation (FCS\_RNG.1)

252 The TSF provides 8-bit true random numbers that can be qualified with the test metrics required by the [BSI-AIS20/AIS31](#) standard for a PTG.2 class device.

## 6.12 Cryptographic operation: EDES operation (FCS\_COP.1) / EDES, only if EDES+

253 If [EDES+ is active](#), the TOE provides optionally an EDES+ accelerator that has the capability to perform 3-key Triple DES encryption and decryption in Electronic Code Book (ECB) and Cipher Block Chaining (CBC) mode conformant to [NIST SP 800-67](#) and [NIST SP 800-38A](#).

## 6.13 Cryptographic operation: AES operation (FCS\_COP.1) / AES, only if HW\_AES

254 If [HW-AES is active](#), the AES accelerator provides the following standard AES cryptographic operations for key sizes of 128, 192 and 256 bits, conformant to [FIPS PUB 197](#) with intrinsic counter-measures against attacks:

- cipher,
- inverse cipher.

255 The AES accelerator can operate in Electronic Code Book (ECB) and Cipher Block Chaining (CBC) mode.

## 6.14 Static attribute initialisation (FMT\_MSA.3) / Memories

256 The TOE enforces a default memory protection policy when none other is programmed by the ES.

## **6.15 Management of security attributes (FMT\_MSA.1) / Memories & Specification of management functions (FMT\_SMF.1) / Memories**

- 257 The TOE provides a dynamic Memory Protection Unit (MPU), that can be configured by the ES.
- 258 Other complementary memory protections are also available to the ES (LPU).

## **6.16 Complete access control (FDP\_ACC.2) / Memories & Security attribute based access control (FDP\_ACF.1) / Memories**

- 259 The TOE enforces the dynamic memory protection policy for data access and code access thanks to a dynamic Memory Protection Unit (MPU), programmed by the ES. Overriding the MPU set of access rights, the TOE enforces:
- an additional protection of the NVM sectors against modification (write and erase), programmed by the ES,
  - a permanent protection of the OST ROM and, in User configuration, a protection of the ST NVM against write accesses.

## **6.17 Static attribute initialisation (FMT\_MSA.3) / Loader**

- 260 In Admin configuration, the System Firmware provides restrictive default values for the Flash Loader security attributes.

## **6.18 Management of security attributes (FMT\_MSA.1) / Loader & Specification of management functions (FMT\_SMF.1) / Loader**

- 261 In Admin configuration, the System Firmware provides the capability to change part of the Flash Loader security attributes, only once in the product lifecycle.

## **6.19 Subset access control (FDP\_ACC.1) / Loader, Security attribute based access control (FDP\_ACF.1) / Loader, Security roles (FMT\_SMR.1) / Loader & Timing of identification (FIA\_UID.1) / Loader**

- 262 In Admin configuration, the System Firmware grants access to the Flash Loader functions, only after presentation of the required valid passwords.

## **6.20 Import of user data without security attributes (FDP\_ITC.1) / Loader**

- 263 In Admin configuration, the System Firmware provides the capability of loading user data into the NVM, while ensuring confidentiality and integrity of the loaded data.

## 7 Identification

Table 13. TOE components

IC Maskset name	IC version	Master identification number	Firmware version	OST version
K8H0A	F	0061h (ST33G1M2) and 0105h (ST33I1M2)	9 and A	2.2

Table 14. Guidance documentation

Component description	Reference	Version
ST33G1M2 ST33I1M2 datasheet Secure MCU with 32-bit ARM SecurCore SC300 - Datasheet	DS_ST33G_I	2
ST33G1M2 platform: BP and BM specific product profiles - Technical note	TN_ST33G1M2_01	2
ST33G1M2 platform: LS, LC and BS specific product profiles - Technical note	TN_ST33G1M2_02	2
ST33G1M2 family extension: BP and BM specific product profiles	TN_ST33G1M2_04	1
ST33G1M2 family extension: LS, LC and BS specific product profiles	TN_ST33G1M2_05	1
ST33G1M2: CMOS M10+ 80-nm technology die and wafer delivery description	DD_ST33G1M2	4
ARM® Cortex SC300 r0p0 Technical Reference Manual	ARM DDI 0337F	F
ARM® Cortex M3 r2p0 Technical Reference Manual	ARM DDI 0337F3c	F3c
ARM® SC300 r0p0 SecurCore Technical Reference Manual Supplement 1A	ARM DDI 0337 Supp 1A	A
ARM® SecurCore® SC300	ES_SC300	1
ST33G1M2 Firmware user manual	UM_ST33G1M2_FW	14
Addendum for ST33G Firmware User Manual	TN_UM_ST33G_FW_Adde ndum	1
ST33G1M2 and derivatives Flash loader installation guide	UM_33G_FL	4
ST33G and ST33H Firmware support for LPU regions - application note	AN_33G_33H_LPU	1
ST33G and ST33H Secure MCU platforms - Security Guidance	AN_SECU_ST33	9
ST33G and ST33H Power supply glitch detector characteristics - application note	AN_33_GLITCH	2

Table 14. Guidance documentation (continued)

Component description	Reference	Version
ST33G and ST33H - AIS31 Compliant Random Number - User Manual	UM_33G_33H_AIS31	3
ST33G and ST33H - AIS31 - Ref. impl.: Start-up, on-line and total failure tests - Application note	AN_33G_33H_AIS31	1
ST33 ARM Execute-only memory support for SecurCore® SC300 devices - Application note	AN_33_EXE	2
ST33 uniform timing application note	AN_33_UT	2

Table 15. Sites list

Site	Address	Activities <sup>(1)</sup>
AMKOR ATP1	AMKOR ATP1 Km 22 East Service Road, South Superhighway, Muntinlupa City, 1771 Philippines	BE
AMKOR ATP3/4	AMKOR ATP3/4 119 North Science Avenue, Laguna Technopark, Binan, Laguna, 4024 Philippines	BE
AMKOR ATT1	AMKOR TECHNOLOGY TAIWAN, INC. (ATT) - T1 No. 1, Kao-Ping Sec, Chung-Feng Rd., Lungtan Township, TAOYUAN County, Taiwan R.O.C.	BE
AMKOR ATT3	AMKOR TECHNOLOGY TAIWAN, INC. (ATT) - T3 No. 11, Guangfu Road., Hsinchu Industrial Park, Hukou Township, HSINCHU County 303, Taiwan R.O.C.	BE
AMKOR ATT6	AMKOR TECHNOLOGY TAIWAN, INC. (ATT) - T6 No. 333, Longyuan 1st Rd., Hsinchu Science Park, Longtan Dist., Taoyuan City, Taiwan R.O.C.	BE
AMTC/Toppan Dresden	Advanced Mask Technology Center Gmbh & Co KG Rahnitzer Allee 9, 01109 Dresden, Germany	MASK

Table 15. Sites list (continued)

Site	Address	Activities <sup>(1)</sup>
DNP	DNP (Dai Nippon printing Co Ltd.) 2-2-1 Kami-Fukuoka, Fujimino-shi, Saitama,356-8507, Japan	MASK
DPE	DPE (Dai Printing Europe) Via C. Olivetti, 2/A, I-20041 Agrate, Italy	MASK
Feiliks	Feili Logistics (Shenzhen) CO., Ltd Zhongbao Logistics Building, No. 28 Taohua Road, FFTZ, Shenzhen, Guangdong 518038, China	WHSD
Pantos	LX Pantos Logistics (HK) Co Ltd. Unit 1001, 10/F, Mapletree Logistics Hub, 30 Tsing Yi Road, Tsing Yi, N.T. Hong Kong	WHSD
SMARTFLEX	Smartflex Technology 37A Tampines Street 92, Singapore 528886	BE
ST AMK1	STMicroelectronics 5A Serangoon North Avenue 5, Singapore 554574	DEV
ST AMK6	STMicroelectronics 18 Ang Mo Kio Industrial park 2, Singapore 569505	WHS
ST Bouskoura	STMicroelectronics 101 Boulevard des Muriers – BP97, 20180 Bouskoura, Maroc	BE WHSD
ST Catania	STMicroelectronics Str. Primosole, 50, 95121 Catania, Italy	DEV
ST Crolles	STMicroelectronics 850 rue Jean Monnet, 38926 Crolles, France	DEV MASK FE

Table 15. Sites list (continued)

Site	Address	Activities <sup>(1)</sup>
ST Gardanne	CMP Georges Charpak 880 Avenue de Mimet, 13541 Gardanne, France	BE
ST Grenoble	STMicroelectronics 12 rue Jules Horowitz, BP 217, 38019 Grenoble Cedex, France	BE DEV BE
ST Ljubljana	STMicroelectronics d.o.o. Ljubljana Tehnoloski park 21, 1000 Ljubljana, Slovenia	DEV
ST Loyang	STMicroelectronics 7 Loyang Drive, Singapore 508938	WHSD
ST Palermo	STMicroelectronics Via Tommaso Marcellini, 8L, 90129 Palermo, Italy	DEV
ST Rennes	STMicroelectronics 10 rue de Jouanet, ePark, 35700 Rennes, France	DEV
ST Rousset	STMicroelectronics 190 Avenue Célestin Coq, Z.I., 13106 Rousset Cedex, France	DEV EWS MASK WHSD FE
ST Sophia	STMicroelectronics Sky Sophia, Bât B, 776 Rue Albert Caquot, 06410 Biot, France	DEV
ST Toa Payoh	STMicroelectronics 629 Lorong 4/6 Toa Payoh, Singapore 319521	EWS
ST Tunis	STMicroelectronics Tunis Elgazala Technopark, Raoued, Gouvernorat de l'Ariana, PB21, 2088 cedex, Ariana, Tunisia	IT

Table 15. Sites list (continued)

Site	Address	Activities <sup>(1)</sup>
STS Shenzhen	STS Microelectronics 16 Tao hua Rd., Futian free trade zone, Shenzhen, P.R. China 518038	BE
STS Shenzhen Lab	STS Microelectronics 17 Taohua Rd., Futian Free trade zone, Shenzhen, P.R. China 518038	BE
TSMC F14	TSMC FAB 14 1-1 Nan Ke N. Rd. Tainan science park, Tainan 741-44, Taiwan, ROC	MASK FE
TSMC F18	TSMC FAB 18 No.8 Beiyuan 2nd Rd., Tainan Science Park Tainan City 745-43, Taiwan, ROC	WHS
TSMC F2/F5	TSMC FAB 2-5 121 Park Avenue 3, Hsinchu science park, Hsinchu 300-77, Taiwan, ROC	MASK
TSMC F8	TSMC FAB 8 25, Li-Hsin Road, Hsinchu Science Park, Hsinchu 300-78, Taiwan ROC	MASK
UTAC UTL1	UTAC Thai Limited 1 (UTL1) 237 Lasalle Road, Bangna, Bangkok, 10260 Thailand	BE
UTAC UTL3	UTAC Thai Limited 3 (UTL3) 73 Moo5, Bangsamak, Bangpakong, Chachoengsao, 24180 Thailand	BE
WINSTEK	Winstek Semiconductor Co., Ltd. No 176-5, Luliaokeng, 6th Ling, Qionglin, 307 Hsinchu County, Taiwan	BE

1. DEV = development, FE = front end manufacturing, EWS = electrical wafer sort, BE = back end manufacturing, MASK = mask manufacturing, WHS = warehouse, WHSD = warehouse for delivery

## 8 References

**Table 16. Common Criteria**

Component description	Reference	Version
Common Criteria for Information Technology Security Evaluation - Part 1: Introduction and general model, April 2017	CCMB-2017-04-001 R5	3.1 Rev 5
Common Criteria for Information Technology Security Evaluation - Part 2: Security functional components, April 2017	CCMB-2017-04-002 R5	3.1 Rev 5
Common Criteria for Information Technology Security Evaluation - Part 3: Security assurance components, April 2017	CCMB-2017-04-003 R5	3.1 Rev 5

**Table 17. Protection Profile**

Component description	Reference	Version
Eurosmart - Security IC Platform Protection Profile with Augmentation Packages	BSI-CC-PP-0084-2014	1.0

**Table 18. Other standards**

Ref	Identifier	Description
[1]	BSI-AIS20/AIS31	A proposal for: Functionality classes for random number generators, W. Killmann & W. Schindler BSI, Version 2.0, 18-09-2011
[2]	NIST SP 800-67	NIST SP 800-67, Recommendation for the Triple Data Encryption Algorithm (TDEA) Block Cipher, revised November 2017, National Institute of Standards and Technology
[3]	FIPS PUB 197	FIPS PUB 197, Advanced Encryption Standard (AES), National Institute of Standards and Technology, U.S. Department of Commerce, updated May 2023
[4]	ISO/IEC 9796-2	ISO/IEC 9796, Information technology - Security techniques - Digital signature scheme giving message recovery - Part 2: Integer factorization based mechanisms, ISO, 2002
[5]	NIST SP 800-38A	NIST SP 800-38A Recommendation for Block Cipher Modes of Operation, 2001, with Addendum Recommendation for Block Cipher Modes of Operation: Three Variants of Ciphertext Stealing for CBC Mode, October 2010
[6]	ISO/IEC 14888	ISO/IEC 14888, Information technology - Security techniques - Digital signatures with appendix - Part 1: General (1998), Part 2: Identity-based mechanisms (1999), Part 3: Certificate based mechanisms (2006), ISO



Table 18. Other standards

Ref	Identifier	Description
[7]	AUG	Smartcard Integrated Circuit Platform Augmentations, Atmel, Hitachi Europe, Infineon Technologies, Philips Semiconductors, Version 1.0, March 2002.
[8]	IEEE 1363-2000	IEEE 1363-2000, Standard Specifications for Public Key Cryptography, IEEE, 2000
[9]	IEEE 1363a-2004	IEEE 1363a-2004, Standard Specifications for Public Key Cryptography - Amendment 1:Additional techniques, IEEE, 2004
[10]	PKCS #1 V2.1	PKCS #1 V2.1 RSA Cryptography Standard, RSA Laboratories, June 2002
[11]	MOV 97	Alfred J. Menezes, Paul C. van Oorschot and Scott A. Vanstone, Handbook of Applied Cryptography, CRC Press, 1997

## Appendix A Glossary

### A.1 Terms

**Authorised user**

A user who may, in accordance with the TSP, perform an operation.

**Composite product**

Security IC product which includes the Security Integrated Circuit (i.e. the TOE) and the Embedded Software and is evaluated as composite target of evaluation.

**End-consumer**

User of the Composite Product in Phase 7.

**Integrated Circuit (IC)**

Electronic component(s) designed to perform processing and/or memory functions.

**IC Dedicated Software**

IC proprietary software embedded in a Security IC (also known as IC firmware) and developed by **ST**. Such software is required for testing purpose (IC Dedicated Test Software) but may provide additional services to facilitate usage of the hardware and/or to provide additional services (IC Dedicated Support Software).

**IC Dedicated Test Software**

That part of the IC Dedicated Software which is used to test the TOE before TOE Delivery but which does not provide any functionality thereafter.

**IC developer**

Institution (or its agent) responsible for the IC development.

**IC manufacturer**

Institution (or its agent) responsible for the IC manufacturing, testing, and pre-personalization.

**IC packaging manufacturer**

Institution (or its agent) responsible for the IC packaging and testing.

**Initialisation data**

Initialisation Data defined by the TOE Manufacturer to identify the TOE and to keep track of the Security IC's production and further life-cycle phases are considered as belonging to the TSF data. These data are for instance used for traceability and for TOE identification (identification data)

**Object**

An entity within the TSC that contains or receives information and upon which subjects perform operations.

**Packaged IC**

Security IC embedded in a physical package such as micromodules, DIPs, SOICs or TQFPs.

**Pre-personalization data**

Any data supplied by the Card Manufacturer that is injected into the non-volatile memory by the Integrated Circuits manufacturer (Phase 3). These data are for instance used for traceability and/or to secure shipment between phases.

**Secret**

Information that must be known only to authorised users and/or the TSF in order to enforce a specific SFP.

**Security IC**

Composition of the TOE, the Security IC Embedded Software, User Data, and the package.

**Security IC Embedded SoftWare (ES)**

Software embedded in the Security IC and not developed by the IC designer. The Security IC Embedded Software is designed in Phase 1 and embedded into the Security IC in Phase 3.

**Security IC embedded software (ES) developer**

Institution (or its agent) responsible for the security IC embedded software development and the specification of IC pre-personalization requirements, if any.

**Security attribute**

Information associated with subjects, users and/or objects that is used for the enforcement of the TSP.

**Sensitive information**

Any information identified as a security relevant element of the TOE such as:

- the application data of the TOE (such as IC pre-personalization requirements, IC and system specific data),
- the security IC embedded software,
- the IC dedicated software,
- the IC specification, design, development tools and technology.

**Smartcard**

A card according to ISO 7816 requirements which has a non volatile memory and a processing unit embedded within it.

**Subject**

An entity within the TSC that causes operations to be performed.

**Test features**

All features and functions (implemented by the IC Dedicated Software and/or hardware) which are designed to be used before TOE Delivery only and delivered as part of the TOE.

**TOE Delivery**

The period when the TOE is delivered which is after Phase 3 *or Phase 4 in this Security target.*

**TSF data**

Data created by and for the TOE, that might affect the operation of the TOE.

**User**

Any entity (human user or external IT entity) outside the TOE that interacts with the TOE.

**User data**

All data managed by the Smartcard Embedded Software in the application context. User data comprise all data in the final Smartcard IC except the TSF data.

## A.2 Abbreviations

Table 19. List of abbreviations

Term	Meaning
AES	Advanced Encryption Standard
AIS	Application notes and Interpretation of the Scheme (BSI).
ALU	Arithmetical and Logical Unit.
BE	Back End manufacturing.
BSI	Bundesamt für Sicherheit in der Informationstechnik.
CC	Common Criteria Version 3.1. R5.
CPU	Central Processing Unit.
CRC	Cyclic Redundancy Check.
DCSSI	Direction Centrale de la Sécurité des Systèmes d'Information.
DES	Data Encryption Standard.
DEV	Development.
DIP	Dual-In-Line Package.
EAL	Evaluation Assurance Level.
EDES	Enhanced DES.
EEPROM	Electrically Erasable Programmable Read Only Memory.
ES	Security IC Embedded Software.
EWS	Electrical Wafer Sort.
FE	Front End manufacturing.
FIPS	Federal Information Processing Standard.
FTOS	Final Test Operating System.
GPIO	General Purpose I/O.
I/O	Input / Output.
IC	Integrated Circuit.
ISO	International Standards Organisation.
IT	Information Technology.
LPU	Library Protection Unit.
MASK	Mask manufacturing.
MPU	Memory Protection Unit.
NESCRYPT	Next Step Cryptography Accelerator.
NFC	Near Field Communication.
NIST	National Institute of Standards and Technology.

Table 19. List of abbreviations (continued)

Term	Meaning
NVM	Non Volatile Memory.
OSP	Organisational Security Policy.
OST	Operating System for Test.
PP	Protection Profile.
PUB	Publication Series.
RAM	Random Access Memory.
RF	Radio Frequency.
RF UART	Radio Frequency Universal Asynchronous Receiver Transmitter.
ROM	Read Only Memory.
RSA	Rivest, Shamir & Adleman.
SAR	Security Assurance Requirement.
SFP	Security Function Policy.
SFR	Security Functional Requirement.
SIM	Subscriber Identity Module.
SOIC	Small Outline IC.
SPI	Serial Peripheral Interface.
ST	Context dependent: STMicroelectronics or Security Target.
SWP	Single Wire Protocol.
TOE	Target of Evaluation.
TQFP	Thin Quad Flat Package.
TRNG	True Random Number Generator.
TSC	TSF Scope of Control.
TSF	TOE Security Functionality.
TSFI	TSF Interface.
TSP	TOE Security Policy.
TSS	TOE Summary Specification.
UID	User Identification.
WHS	Warehouse.
WHSD	Warehouse for delivery.

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

**UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.**

**UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.**

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2025 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

[www.st.com](http://www.st.com)